Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp1303712pxb; Thu, 28 Oct 2021 00:55:04 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxpifaXrd2pHfuckqS2RCZAnZJBH8e6zdkzFbeM7QXrjZfbJ1WrQn8eZu5rlNyCBxtMzytL X-Received: by 2002:a63:788d:: with SMTP id t135mr2074372pgc.2.1635407704442; Thu, 28 Oct 2021 00:55:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635407704; cv=none; d=google.com; s=arc-20160816; b=vL3TIsw6tTiTsDL7ELB3TVJZGI3CQk9viQm6h/f5K+QugIC1BUgKMz201s+NgE6oxl 3zJfEUP6luoRiZLPRJI7ajF5E9hKsH6+IgC6MuQdCIEYBQIO/EB1UwbnC3zZuRUmjsp4 9pT5T4LhFMmOaqAGeMzRGPGtVWR2/CYTzTCYiXSjrA7GLh0m/wUol32uKSmsDSWOAEk5 Wfz5Q9IJ27Q3Af+aqLMUFYAnTHH7VMG4d7NO6Sqb+/RCHZ/Ora6qpYqbN/0qYdhyNCTy pMlLX8BBd4Qf6NpWZUuglNOSyBHa6Ac50ISghXy7EJiKIh626u9WTosjStT5DKqvxEQC AsPg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=ZiGzd2xd3DnGKfI6bv7S6aPzzIlWKE3SKbc69lWa7XI=; b=lcvi3V45KEGExr8O5XrSvpeM8qsPuEq3ni8aurjEBLPnHwNRYPxCA/LGh5CSXY3j2j PLNMF2z+qiIqKV//mYZWiNIMN8twjxteMWplbjIW7lJ0oRxXIVvkTZuM6AGhZLx4GMS/ KaXK347GShWECyRqkXM8XhqGcpDqENt5FLgc/PP8F7+veZJXbtfmlw+Hcb0PcYTRb9Mx WrpR+XXGcNQfU4zu6HeJ4+3vr7qkdeDFzMCyu7wLooqPoAzD/+5yeAyrw2gQeQ+/3acb +BzVS9zeHjkc515VRl469Y3DSy6/mscSFkriQqC611Evj2azXa15Wej2hw4zEJgBkeJo M8WQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id m14si2711484pls.371.2021.10.28.00.54.51; Thu, 28 Oct 2021 00:55:04 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230183AbhJ1Hzs (ORCPT + 99 others); Thu, 28 Oct 2021 03:55:48 -0400 Received: from inva020.nxp.com ([92.121.34.13]:33370 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230110AbhJ1Hzi (ORCPT ); Thu, 28 Oct 2021 03:55:38 -0400 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 505D11A01F0; Thu, 28 Oct 2021 09:53:11 +0200 (CEST) Received: from aprdc01srsp001v.ap-rdc01.nxp.com (aprdc01srsp001v.ap-rdc01.nxp.com [165.114.16.16]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 17D211A1E1C; Thu, 28 Oct 2021 09:53:11 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by aprdc01srsp001v.ap-rdc01.nxp.com (Postfix) with ESMTP id 084C6183AC94; Thu, 28 Oct 2021 15:53:08 +0800 (+08) From: Richard Zhu To: l.stach@pengutronix.de, marcel.ziswiler@toradex.com, tharvey@gateworks.com, kishon@ti.com, vkoul@kernel.org, robh@kernel.org, galak@kernel.crashing.org, shawnguo@kernel.org Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, linux-imx@nxp.com, Richard Zhu Subject: [PATCH v4 6/8] arm64: dts: imx8mm: Add the pcie support Date: Thu, 28 Oct 2021 15:27:15 +0800 Message-Id: <1635406037-20900-7-git-send-email-hongxing.zhu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1635406037-20900-1-git-send-email-hongxing.zhu@nxp.com> References: <1635406037-20900-1-git-send-email-hongxing.zhu@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the PCIe support on i.MX8MM platforms. Signed-off-by: Richard Zhu Tested-by: Marcel Ziswiler --- arch/arm64/boot/dts/freescale/imx8mm.dtsi | 33 ++++++++++++++++++++++- 1 file changed, 32 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mm.dtsi b/arch/arm64/boot/dts/freescale/imx8mm.dtsi index 0844f3144887..75f4317215ac 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm.dtsi @@ -520,7 +520,7 @@ iomuxc: pinctrl@30330000 { }; gpr: iomuxc-gpr@30340000 { - compatible = "fsl,imx8mm-iomuxc-gpr", "syscon"; + compatible = "fsl,imx8mm-iomuxc-gpr", "fsl,imx6q-iomuxc-gpr", "syscon"; reg = <0x30340000 0x10000>; }; @@ -1179,6 +1179,37 @@ gpmi: nand-controller@33002000{ status = "disabled"; }; + pcie0: pcie@33800000 { + compatible = "fsl,imx8mm-pcie"; + reg = <0x33800000 0x400000>, <0x1ff00000 0x80000>; + reg-names = "dbi", "config"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + bus-range = <0x00 0xff>; + ranges = <0x81000000 0 0x00000000 0x1ff80000 0 0x00010000 /* downstream I/O 64KB */ + 0x82000000 0 0x18000000 0x18000000 0 0x07f00000>; /* non-prefetchable memory */ + num-lanes = <1>; + num-viewport = <4>; + interrupts = ; + interrupt-names = "msi"; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 0x7>; + interrupt-map = <0 0 0 1 &gic GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 2 &gic GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 3 &gic GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 4 &gic GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>; + fsl,max-link-speed = <2>; + linux,pci-domain = <0>; + power-domains = <&pgc_pcie>; + resets = <&src IMX8MQ_RESET_PCIE_CTRL_APPS_EN>, + <&src IMX8MQ_RESET_PCIE_CTRL_APPS_TURNOFF>; + reset-names = "apps", "turnoff"; + phys = <&pcie_phy>; + phy-names = "pcie-phy"; + status = "disabled"; + }; + gpu_3d: gpu@38000000 { compatible = "vivante,gc"; reg = <0x38000000 0x8000>; -- 2.25.1