Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp1346680pxb; Thu, 28 Oct 2021 01:57:23 -0700 (PDT) X-Google-Smtp-Source: ABdhPJydNLqgntcUMugYRxcXLGi0uR5YbXSC/4q15Y+dpWc94cXg81IhJSu/QaeuMOScUtegQyjv X-Received: by 2002:a63:2d46:: with SMTP id t67mr2232285pgt.15.1635411443467; Thu, 28 Oct 2021 01:57:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635411443; cv=none; d=google.com; s=arc-20160816; b=r+bOdMionUkdATJrnwU6ZoawSAcoFfZLk53v/RDK8B/nvV27Jl4otncbFytIfUkoyd mS28Sk54qGFmW2jg2diUYi5ZfZUs1AsVHmiVLkqhFgGW+WWHvGwpxcBbTXkrBSq4sc6q HepFmQlFTrMigMK3rvVz4qmW1rHtxYUvHppgVuFHAtkTi3a1k/myyjC7ZZBhNwf97NDS yAcphXJj812tkr9qrQ9rGwaBKOXJx2+0QjnS1nkwGRCXkGJrB7UVgKw91gHH7iVDhAj9 L3YM0tk9aqXstn6Nue/gK8lCSd5AN2Lbg38nP97YUivUqdfyjN077HPYibeFNDF3zhMz WOEg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:ironport-sdr :dkim-signature; bh=omZH28evObfTsSMBBX/gQS3qxHNl0s8OLJuI8VUvF30=; b=pBMtBpHIgf7+A+T2gl6Vke6+Ec/xsf9hmoFK1GTfVfK0Hyrcn1taE0/nz11WRJqrGy IoH/UcF1Bi0vudG8SkL0NrT//GQtzEtd6AACuy7rqzm5/qqGAaAOdeBzo/fRwMIuCM5K uJQguH8XsyP2kkglvYrPcQZEyXyBYaSWWV8BuEObDJLtwyoihjafPg0BReJH8IBLyf6C KppFytU98bblR8HAunpmFpDBZYixnb3/RAa4zRaSd6eLM7+ZRazxIpgbFIMAXeqTPJCE ByiRRBb2YI65VQZYxS0FjZg4hh9Y7BVMDMV1AtkSIW0UY9dWhkOwErUdmrVrD3E41Fpv GWLQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=uBvd1HQJ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k7si7882293pjj.5.2021.10.28.01.57.09; Thu, 28 Oct 2021 01:57:23 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=uBvd1HQJ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229963AbhJ1I6d (ORCPT + 99 others); Thu, 28 Oct 2021 04:58:33 -0400 Received: from esa.microchip.iphmx.com ([68.232.153.233]:4688 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229877AbhJ1I6c (ORCPT ); Thu, 28 Oct 2021 04:58:32 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1635411366; x=1666947366; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=/0UPLaDhy5BJJ6FFv8PzjnYUUj7i5fsxoZCJyakl5BQ=; b=uBvd1HQJgTbCg68hBc0eRGUQDF7mrRjhIfu/GLSdMh2gQ/64QxNSJA1q PJVLsFLr/5fvy8GKAWNiNUUAOrlS9tl+RNF8sPNee5dXM+zX5Zg73Mg+3 V1uVfKZ5WF32l4Ya13pw3gBip7vzjVbbxdp0BMCXUd64JP34pOaXeyKIP j7B6avxwceQUmsPm6wjWEDfEAQeVKVawxAJTPlVoviF6PD67eAHdvfeW1 SvhrdGoYyZ1gA6VhJgOsVysty+UcFsLLxZmXUsxgMXcCHRIV4FwcIegkP 25xuAUliWQOQOkrJRp8CZxkdssKUdXmgLawrl/XwnnVuV6zPGnRm0ACsI g==; IronPort-SDR: yty8zBVIjgtCtz9mlh4VOpVaraBtaIwXR43SXtqVi4Z2aTxe5IeCShX5JgUlGtfCL0p8NG5/B4 WAmFTQytlmG3zIIt4OstqR6SuscnqgoSpaCcIHapXJlBtPO1NpT43z04jXR0ryh7xjwjnHwh3I siW5OEQAOd5ixyb/RRcctAbvbJh3c7mA5jvkqng+8RznHnn5GQ9Tmlo5qO7btwqVy1FPN2bFG0 q6QF3vDgAeC7e6TYgHYlxY7x9BpkOFl6ZSGEkpYb1YZa3ZeFMQlaxRFRhcZixtL6PJD6FXRsA2 WxCAhz2RtNc8RCDok0IKhoqp X-IronPort-AV: E=Sophos;i="5.87,189,1631602800"; d="scan'208";a="149848806" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa1.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 28 Oct 2021 01:56:05 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.14; Thu, 28 Oct 2021 01:56:05 -0700 Received: from localhost (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2176.14 via Frontend Transport; Thu, 28 Oct 2021 01:56:04 -0700 Date: Thu, 28 Oct 2021 10:57:47 +0200 From: Horatiu Vultur To: Vinod Koul CC: Alexandre Belloni , , , , , , Subject: Re: [PATCH v3 3/3] phy: Add lan966x ethernet serdes PHY driver Message-ID: <20211028085747.hhpbcfaevmt4wrl2@soft-dev3-1.localhost> References: <20211015123920.176782-1-horatiu.vultur@microchip.com> <20211015123920.176782-4-horatiu.vultur@microchip.com> <20211020091733.fxph2pq3xa3byvry@soft-dev3-1.localhost> <20211021091032.ffaoncg5jjdwdeyg@soft-dev3-1.localhost> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Disposition: inline In-Reply-To: Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The 10/21/2021 23:19, Vinod Koul wrote: > > On 21-10-21, 11:10, Horatiu Vultur wrote: > > The 10/21/2021 11:40, Vinod Koul wrote: > > > > > > On 20-10-21, 17:49, Alexandre Belloni wrote: > > > > On 20/10/2021 21:05:49+0530, Vinod Koul wrote: > > > > > > > > +// SPDX-License-Identifier: (GPL-2.0 OR MIT) > > > > > > > > > > > > > > Any reason why this is dual licensed, why not GPL only? > > > > > > > > > > > > No reason, I think I copy this from a different file. > > > > > > > > > > Please have a chat with your lawyers on the correct license this should > > > > > have! > > > > Dual GPL and MIT was Microsemi's policy, I'm not sure it carried over to > > > > Microchip. > > > > > > That is why they need to talk to someone and decide what license > > > applies :) > > > > I have changed it to be the same as the one on sparx5 because also > > sparx5 is a Microchip product. On sparx5 we used: > > 'SPDX-License-Identifier: GPL-2.0-or-later' > > Has the code been copied/derived from somewhere/auto generated from > scripts/tools or entirely written by you? Sorry for late reply, but I was out of office without access to the emails. The register file 'lan966x_serdes_regs.h' was autogenerated from some internal scripts. Which takes the info from here [1] and generates these header files. The reason why we generate them is that is more error proof that writting them manually. We are doing the same for sparx5 registers[2] The other file 'lan966x_serdes.c' was entirely written by me. [1] https://github.com/microchip-ung/lan9668_reginfo [2] https://elixir.bootlin.com/linux/latest/source/drivers/phy/microchip/sparx5_serdes_regs.h > > -- > ~Vinod -- /Horatiu