Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp1402053pxb; Thu, 28 Oct 2021 03:03:05 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzmIjHEJa7Hjoa/tsldi1Ml7fPuG05jQp1hPTA0qxZDCoANxP+0O7uua2VQcI3he2tShibL X-Received: by 2002:a63:3e86:: with SMTP id l128mr2394916pga.105.1635415385616; Thu, 28 Oct 2021 03:03:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635415385; cv=none; d=google.com; s=arc-20160816; b=pS12FpfXSxrI9BjWP+K8uoGycIKy5K9WUFBy+f6muJPVEFbmJVvMQAnhGtfEkIrhvr fju5cP+SdXysEg4gJk/nT8zoa/MgpxzGiwpjfM/41pbbyx7LkIqzdbKqJbtiDpSzsy3q 0Uj/84DUatJdNOcIWC/qAKjBNwUeCMpubApqD3Mww8BuIWt/5ROr4BuMPYFZOA29jim5 t6KZlI01BAkkcGPsaGUgq50w+8cd25Cgb0gLmPr390d7NWZrXWkYXGsjmC7szpZL3epd z/6xFwkYAeBVTws2OneHBbnGSYaPT97F5n7dtIpFQdVBv21nSJOuUG8Q1Dhg2PlNybPb /v1A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=fSUUXSAFp+U/pzk0ZFFpNl+pmZUQiHZI7Km2UPBgzxo=; b=XTJ+BM1bxh2LWI20yCZIL5E0/UcFiQXyuemgWTZqdgRr0GJUBuLaXJB/+Ndk8DZNxu FcWXIqMX/HtoHmimkR1OMCv+tnvQAV+dBR6rpPKJAGDVx/sp/Qj4Egj4T6fO9JDj2VMX sDsDDb3zcOeNCjIkZcpSLJ847x28RmCU0mS4p2cG0YEIcTgOZbrLfWgT26eLlwjI2DDl WzMvQ8g2YoviM+7dvFOK2ZgRam+nzBNqfPElpJxVhT9t4JVo2A5nKkcj9+Xv3Dd07LBz f5ybp3YhgN+8lZObReZQbK34V2MieCijbOHA1SKbFeCh5dO1/teaRM3/SHcF/mzq6tud 1jxQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=pyIEuQfN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id kk5si3517351pjb.31.2021.10.28.03.02.52; Thu, 28 Oct 2021 03:03:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=pyIEuQfN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230177AbhJ1KDn (ORCPT + 99 others); Thu, 28 Oct 2021 06:03:43 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54094 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229833AbhJ1KDf (ORCPT ); Thu, 28 Oct 2021 06:03:35 -0400 Received: from mail-lj1-x22b.google.com (mail-lj1-x22b.google.com [IPv6:2a00:1450:4864:20::22b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id ED93FC061767 for ; Thu, 28 Oct 2021 03:01:08 -0700 (PDT) Received: by mail-lj1-x22b.google.com with SMTP id k13so9655397ljj.12 for ; Thu, 28 Oct 2021 03:01:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=fSUUXSAFp+U/pzk0ZFFpNl+pmZUQiHZI7Km2UPBgzxo=; b=pyIEuQfNSMvWaNLN4sXO6MGPdFJpMAFX/V8Vn8qMhLNzrgXfippjXKeKDerh0YjsyA 5zJn7MNZHNZ1qb/mkLWiMtNDvLViR3JI/44RxloJPwcBxfyqdZ+YZn3XtnjbxEnWdeCF oH4tqXjy1QIcOtTY6iBFWJaSihr9CGTa7luZZEOj6Fp6qgzZR8vMz4o3Zt/HfvVvazNY g8Wy5QOhBD0LdnPBnL2ZlFko2KwmA+VfMcCgLZeImT46c2F5ifBBlsf4f/hXLAKLaINP RhDXWzKBA/GH1ZdLCh/odbLVryNdOWeYi6/0z0cGAHJL2ZBOOrdQrNH8qqGkstHdDf4m NQoA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=fSUUXSAFp+U/pzk0ZFFpNl+pmZUQiHZI7Km2UPBgzxo=; b=rCWSovu5d/yf/SFGFk0WHYuoouTEOZ/Kh8TSz/Fw7SEEIJ8UPXdVWZa0jijizlh5+Q COgZxvsYseipP0ndMnQOly1dwEkxAOuM4zxOmRcc/wcbNoLcTRbEMM5q/8c5TQjra+ZS dSZzCvmYovGCzh0vcpu6IGQhqY27xZFxogx2+w3IKGKGZvV8HMBJ3ePJhrg+x8JiUKvm sa/qmiGEAcjTD8qv0RTcaESB/DRHLelKGpuhoCkJOSVALWmLalomZVsc0ufFG9jYNCfy Oszbpbiih/4/AIvW5CujW5akrJOjhmW8pvSzitfgNvkOKO86g38a1d7Ks3muKOWke2Rt zfMQ== X-Gm-Message-State: AOAM533nfjSf+fbnoO0rDuX2HBbfAhI5TEjjoGPHArP+9JFV5QSMLzqp 1byq63dW1WuOKnTAvZRaFWa4jbNnfFJ9PUX/BGjDxg== X-Received: by 2002:a05:651c:907:: with SMTP id e7mr3774078ljq.300.1635415267227; Thu, 28 Oct 2021 03:01:07 -0700 (PDT) MIME-Version: 1.0 References: <20211028022049.22129-1-wenbin.mei@mediatek.com> In-Reply-To: <20211028022049.22129-1-wenbin.mei@mediatek.com> From: Ulf Hansson Date: Thu, 28 Oct 2021 12:00:30 +0200 Message-ID: Subject: Re: [PATCH] mmc: mediatek: move cqhci init behind ungate clock To: Wenbin Mei Cc: Matthias Brugger , Chaotian Jing , Chun-Hung Wu , Yong Mao , linux-mmc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, srv_heupstream@mediatek.com, stable@vger.kernel.org Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, 28 Oct 2021 at 04:20, Wenbin Mei wrote: > > We must enable clock before cqhci init, because crypto needs > read information from CQHCI registers, otherwise, it will hang > in MediaTek mmc host controller. > > Signed-off-by: Wenbin Mei > Fixes: 88bd652b3c74 ("mmc: mediatek: command queue support") > Cc: stable@vger.kernel.org Applied for fixes, thanks! Kind regards Uffe > --- > drivers/mmc/host/mtk-sd.c | 38 +++++++++++++++++++------------------- > 1 file changed, 19 insertions(+), 19 deletions(-) > > diff --git a/drivers/mmc/host/mtk-sd.c b/drivers/mmc/host/mtk-sd.c > index b124cfee05a1..943940b44e83 100644 > --- a/drivers/mmc/host/mtk-sd.c > +++ b/drivers/mmc/host/mtk-sd.c > @@ -2656,6 +2656,25 @@ static int msdc_drv_probe(struct platform_device *pdev) > host->dma_mask = DMA_BIT_MASK(32); > mmc_dev(mmc)->dma_mask = &host->dma_mask; > > + host->timeout_clks = 3 * 1048576; > + host->dma.gpd = dma_alloc_coherent(&pdev->dev, > + 2 * sizeof(struct mt_gpdma_desc), > + &host->dma.gpd_addr, GFP_KERNEL); > + host->dma.bd = dma_alloc_coherent(&pdev->dev, > + MAX_BD_NUM * sizeof(struct mt_bdma_desc), > + &host->dma.bd_addr, GFP_KERNEL); > + if (!host->dma.gpd || !host->dma.bd) { > + ret = -ENOMEM; > + goto release_mem; > + } > + msdc_init_gpd_bd(host, &host->dma); > + INIT_DELAYED_WORK(&host->req_timeout, msdc_request_timeout); > + spin_lock_init(&host->lock); > + > + platform_set_drvdata(pdev, mmc); > + msdc_ungate_clock(host); > + msdc_init_hw(host); > + > if (mmc->caps2 & MMC_CAP2_CQE) { > host->cq_host = devm_kzalloc(mmc->parent, > sizeof(*host->cq_host), > @@ -2676,25 +2695,6 @@ static int msdc_drv_probe(struct platform_device *pdev) > mmc->max_seg_size = 64 * 1024; > } > > - host->timeout_clks = 3 * 1048576; > - host->dma.gpd = dma_alloc_coherent(&pdev->dev, > - 2 * sizeof(struct mt_gpdma_desc), > - &host->dma.gpd_addr, GFP_KERNEL); > - host->dma.bd = dma_alloc_coherent(&pdev->dev, > - MAX_BD_NUM * sizeof(struct mt_bdma_desc), > - &host->dma.bd_addr, GFP_KERNEL); > - if (!host->dma.gpd || !host->dma.bd) { > - ret = -ENOMEM; > - goto release_mem; > - } > - msdc_init_gpd_bd(host, &host->dma); > - INIT_DELAYED_WORK(&host->req_timeout, msdc_request_timeout); > - spin_lock_init(&host->lock); > - > - platform_set_drvdata(pdev, mmc); > - msdc_ungate_clock(host); > - msdc_init_hw(host); > - > ret = devm_request_irq(&pdev->dev, host->irq, msdc_irq, > IRQF_TRIGGER_NONE, pdev->name, host); > if (ret) > -- > 2.25.1 >