Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp12611pxb; Fri, 29 Oct 2021 04:58:51 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwK97+6izKQE2JunH46jA0zbq/6aP+HbXnKRrJeSwUByC6bOALo4uI6pFpu3+5MRk1GX0+D X-Received: by 2002:a05:6a00:bc1:b0:47b:f093:eb4e with SMTP id x1-20020a056a000bc100b0047bf093eb4emr10235802pfu.55.1635508731227; Fri, 29 Oct 2021 04:58:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635508731; cv=none; d=google.com; s=arc-20160816; b=BKq/R3gTbe1H59h+PIK6em5OZopq5dUdA4OJ21iDE87HLMrkqcpYxG780MGkZB9QXJ 3sVujx74IFrVGs8mcDyIu8CCvMu/bLqNSzwrr4s0nkGyuvgVmTaij8RQliENHIAgXRMo PZp/M0yKUHUA6ov5QpVGJXf1nXtKiW0ZkCk67w5KnP1dwGg/HhOQwSrqG4nUgAP4AwzB jGg/ZozwvL/sCwhm0vyf+nPhwhEENKei6fLjX4wpPLeMdPPxv1ElwUJzNMWm/xIW65+9 qeGO2X2gT5NMNu++O88iV2b9V/Ud2ypmwQqmxBsC2A9wpQpwqG55vTnggTsPaSseoZ4m CGRg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=EttVqFKGi6B8QBgjp1zjKK3n2WEiGaA0aJmkXamxWOI=; b=ECJjUub00Trrbfoly3b2oQLR5Ge4HRmHvRaoMSTDcoE0x11sCDP0/tQ4OeoWZdjiRT F//d2ueRAABmD4YVMZ4phPS/ZTlIGxk7Vk0gO4j2nTjRvqf17elrmbvGB0R9cE1j/Etk yF333YjlSNDaiR/mZIRvEVIUa/7ZWzHU5JKqhUq8baa1OCXAgCEViOcK4CqTrbdHbCE7 G5naBSGjaQSAigJpD4uLRRyPlVF0L4VJj9yP6j9A2aNrzoG8q26JxN45kdIg6mQJqrvC ta+a1Nmrn9I4kbGIv7gkns6tiwr8SrgOysM0amEZi3ObNe5i8IZDzgSDjkYt+7QVpfAS Pq7A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@marvell.com header.s=pfpt0220 header.b=PQhdde93; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=REJECT dis=NONE) header.from=marvell.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d2si7856027pll.248.2021.10.29.04.58.37; Fri, 29 Oct 2021 04:58:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@marvell.com header.s=pfpt0220 header.b=PQhdde93; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=REJECT dis=NONE) header.from=marvell.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231465AbhJ2L7b (ORCPT + 99 others); Fri, 29 Oct 2021 07:59:31 -0400 Received: from mx0a-0016f401.pphosted.com ([67.231.148.174]:48594 "EHLO mx0b-0016f401.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S231131AbhJ2L7a (ORCPT ); Fri, 29 Oct 2021 07:59:30 -0400 Received: from pps.filterd (m0045849.ppops.net [127.0.0.1]) by mx0a-0016f401.pphosted.com (8.16.1.2/8.16.1.2) with SMTP id 19TBUjK7032563; Fri, 29 Oct 2021 04:56:54 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=pfpt0220; bh=EttVqFKGi6B8QBgjp1zjKK3n2WEiGaA0aJmkXamxWOI=; b=PQhdde932LC0bMrhwylDajPlOztwyOHwSJcTdsMUGZKOBnVAUCRVnkYQGLb2xG34ANrp nOVw5qKPCQpjCmrAReHu8iIMpA3r4byRgTGSLYWWzCj632kFwcsPUaLBsjTGqwu83hls oNdsV7f0j5i1jELQXf9B2rO6mQAYW49xshvn8tkyfs05InWU0ikuuPFsKpSFy1+V0YCn SVa6oO0eiPcrVW6CFIS1zqyRh3BxJsgEOJL0bOvNCfQHzL5GytzffbGLzTFrrhvDbiBP PaDAshXaf0u3+d3LVNehdQoY/tIbqRx0AY1fqV++NmZ50VvEErNSQEFQphJ43fKyDSjp Jg== Received: from dc5-exch01.marvell.com ([199.233.59.181]) by mx0a-0016f401.pphosted.com with ESMTP id 3c0g54g313-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT); Fri, 29 Oct 2021 04:56:54 -0700 Received: from DC5-EXCH02.marvell.com (10.69.176.39) by DC5-EXCH01.marvell.com (10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Fri, 29 Oct 2021 04:56:52 -0700 Received: from bbhushan2.marvell.com (10.69.176.80) by DC5-EXCH02.marvell.com (10.69.176.39) with Microsoft SMTP Server id 15.0.1497.18 via Frontend Transport; Fri, 29 Oct 2021 04:56:50 -0700 From: Bharat Bhushan To: , , , , , , , CC: Bharat Bhushan Subject: [PATCH v6 1/4] dt-bindings: perf: marvell: cn10k ddr performance monitor Date: Fri, 29 Oct 2021 17:26:40 +0530 Message-ID: <20211029115643.32351-2-bbhushan2@marvell.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20211029115643.32351-1-bbhushan2@marvell.com> References: <20211029115643.32351-1-bbhushan2@marvell.com> MIME-Version: 1.0 Content-Type: text/plain X-Proofpoint-GUID: rctyo_RtV5m58azy75APqp0iY1S1jlJZ X-Proofpoint-ORIG-GUID: rctyo_RtV5m58azy75APqp0iY1S1jlJZ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.182.1,Aquarius:18.0.790,Hydra:6.0.425,FMLib:17.0.607.475 definitions=2021-10-29_02,2021-10-29_01,2020-04-07_01 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add binding documentation for the Marvell CN10k DDR performance monitor unit. Signed-off-by: Bharat Bhushan Reviewed-by: Rob Herring --- v4->v6: - No Change v3->v4: - Added Rob Herring reviewed-by v2->v3: - dt-binding, ddrcpmu@1 -> pmu@87e1c0000000 v1->v2: - DT binding changed to new DT Schema .../bindings/perf/marvell-cn10k-ddr.yaml | 37 +++++++++++++++++++ 1 file changed, 37 insertions(+) create mode 100644 Documentation/devicetree/bindings/perf/marvell-cn10k-ddr.yaml diff --git a/Documentation/devicetree/bindings/perf/marvell-cn10k-ddr.yaml b/Documentation/devicetree/bindings/perf/marvell-cn10k-ddr.yaml new file mode 100644 index 000000000000..a18dd0a8c43a --- /dev/null +++ b/Documentation/devicetree/bindings/perf/marvell-cn10k-ddr.yaml @@ -0,0 +1,37 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/perf/marvell-cn10k-ddr.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Marvell CN10K DDR performance monitor + +maintainers: + - Bharat Bhushan + +properties: + compatible: + items: + - enum: + - marvell,cn10k-ddr-pmu + + reg: + maxItems: 1 + +required: + - compatible + - reg + +additionalProperties: false + +examples: + - | + bus { + #address-cells = <2>; + #size-cells = <2>; + + pmu@87e1c0000000 { + compatible = "marvell,cn10k-ddr-pmu"; + reg = <0x87e1 0xc0000000 0x0 0x10000>; + }; + }; -- 2.17.1