Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp170890pxb; Fri, 29 Oct 2021 07:47:37 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzJmS4q6/bSLG5L7B3KTfpj01Xczh/s9eYwdalYSU298tMKSZBLwzbgzZ+pfOkhallgB781 X-Received: by 2002:a5d:8242:: with SMTP id n2mr8256310ioo.170.1635518857793; Fri, 29 Oct 2021 07:47:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635518857; cv=none; d=google.com; s=arc-20160816; b=ehQT1nxAsptWLap+KHVCKDmW+USZysrzS1tu5bhiKOMfL1RCbXKm7DbdIj5hHGBH4i 0q/e0TENpDaWEWn9h/wcpShmSS7/BlvIrgy7xTTZmbXK9mMSn7AIatupMh5xB3R/qFEG EKOxg84IMj/p/AxNRbnlx+P/JcCy+UoGsz7+nYSmulm22lW7fYVgQtuPs234C82FmNGr FS3m3hSBsKitrhMpwFiCuMGevY5vfmok+MpU3hjZGsgrghQ31wToyuz1ndIjEWvf7ej8 rXK/cZaeyn+ydvdAVOiwktWXDKQdiVqJKARfgzC1MQd3IIvQnV/prXW6C8GWa3e0g+Qb 6cUA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=5edmQKv2QsrY/BP3tj0Y7JxgC9zjWLYh2yOUllVEzgk=; b=neGsw0yEQ1FjO10eR7cJllPbIOl9Z4B7JI5CoZHlwvpMS50h8iE01bcsZxikXGdfO5 bkz762C15MALCzfjbQcfmPfIDhTonqMykVww8MbHI5mR8tGFYEGhOsAX8q5n6FZ8/3en jktaeh5JZLLeSsvsRTJNzQseeEKMlklzAOc46IXhru/pCSpOG0znza4k11qKXq+PI0n6 ptPcDZsT6YuwUOlCCJ5bl5MnXqXqxdfDeYLmgsNO2nej8kQBcVCa/ITmwua10mMG/b1i pAUdDIRNgqgrRHSvbkEMvwHYvKFjyzUSXHlIYSm4qeuMdnExXMtmFvaC5GHLiFerepYK VQ+w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=pwIj0TbC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id l25si2394145iok.6.2021.10.29.07.47.16; Fri, 29 Oct 2021 07:47:37 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=pwIj0TbC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229626AbhJ2OrN (ORCPT + 99 others); Fri, 29 Oct 2021 10:47:13 -0400 Received: from mail.kernel.org ([198.145.29.99]:45970 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229511AbhJ2OrM (ORCPT ); Fri, 29 Oct 2021 10:47:12 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 1C884611CB; Fri, 29 Oct 2021 14:44:44 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1635518684; bh=JXq063lxP5NdObYVfsylEOeDpQ9heda2NljDpPAKCVY=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=pwIj0TbCChJdPc7ZRljY9/z91EdKF/FwQJvaAalrsJxPz7mrgEECL8PcZXoM9vSl5 tYKW3kl6h1zRV+580CPZdqJwcC0mw6W+o+ZZbRd830NMSOkU1TV7zkeLsL5WBoGhlP sp0xydfFgSaSocdQEPLvSMWwVvpCSw3hNHIBuviafOjJna+lSAZPCTKJiA7EbsrCLN 4aQedFp+HHqccwyRw2wWrHtYFaQ5I8JOF0SO2x3v6j8PTmaIB40QXYSwTqRqG6VcQn dFvDh1pEMaJDqJQT0hcxcLWp7wCQvTtXSOiELuxnprUksK+wuAPSnMeVggopNPf6vZ rRKI5ksr0b0xg== Received: by mail-ed1-f45.google.com with SMTP id w15so39627795edc.9; Fri, 29 Oct 2021 07:44:44 -0700 (PDT) X-Gm-Message-State: AOAM531mNebXHUeGaT/+cJQTCkynfd2/TieWRN2b3OfY/h/on8j8yzfG TpjMPzJyL3tiO8qwmI3DCXhClAk1HRhRKzKaeg== X-Received: by 2002:a17:906:d553:: with SMTP id cr19mr13689318ejc.128.1635518682351; Fri, 29 Oct 2021 07:44:42 -0700 (PDT) MIME-Version: 1.0 References: <20211021174223.43310-1-kernel@esmil.dk> <20211021174223.43310-12-kernel@esmil.dk> In-Reply-To: From: Rob Herring Date: Fri, 29 Oct 2021 09:44:30 -0500 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v2 11/16] dt-bindings: pinctrl: Add StarFive JH7100 bindings To: Emil Renner Berthing Cc: linux-riscv , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , linux-clk , "open list:GPIO SUBSYSTEM" , "open list:SERIAL DRIVERS" , Palmer Dabbelt , Paul Walmsley , Michael Turquette , Stephen Boyd , Thomas Gleixner , Marc Zyngier , Philipp Zabel , Linus Walleij , Greg Kroah-Hartman , Daniel Lezcano , Andy Shevchenko , Jiri Slaby , Maximilian Luz , Sagar Kadam , Drew Fustini , Geert Uytterhoeven , Michael Zhu , Fu Wei , Anup Patel , Atish Patra , Matteo Croce , Linux Kernel Mailing List Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Oct 29, 2021 at 8:00 AM Emil Renner Berthing wrote: > > On Fri, 29 Oct 2021 at 03:50, Rob Herring wrote: > > On Thu, Oct 21, 2021 at 07:42:18PM +0200, Emil Renner Berthing wrote: > > > +patternProperties: > > > + '-[0-9]*$': > > > > Can you make this more specific. As-is, '-' and 'foo-' are valid. > > > > > + type: object > > > + patternProperties: > > > + '-pins*$': > > > > So foo-pinsssssss is okay? Drop the '*' or use ? if you intend to > > support 'foo-pin'. > > Ah, thanks. Both this and the pattern above was taken from > pinctrl/mediatek,mt6779-pinctrl.yaml if anyone feels like fixing that > too. I see now that '-[0-9]+$' and '-pins$' is more common. I'll just > use that. > > > > + type: object > > > + description: | > > > + A pinctrl node should contain at least one subnode representing the > > > + pinctrl groups available on the machine. Each subnode will list the > > > + pins it needs, and how they should be configured, with regard to > > > + muxer configuration, bias, input enable/disable, input schmitt > > > + trigger enable/disable, slew-rate and drive strength. > > > + $ref: "/schemas/pinctrl/pincfg-node.yaml" > > > + > > > + properties: > > > + pins: > > > + description: | > > > + The list of pin identifiers that properties in the node apply to. > > > + This should be set using either the PAD_GPIO or PAD_FUNC_SHARE > > > + macro. Either this or "pinmux" has to be specified. > > > + > > > + pinmux: > > > + description: | > > > + The list of GPIO identifiers and their mux settings that > > > + properties in the node apply to. This should be set using the > > > + GPIOMUX macro. Either this or "pins" has to be specified. > > > + > > > + bias-disable: true > > > + > > > + bias-pull-up: > > > + type: boolean > > > > Already has a type. Need to reference the common schema. > > Right, but the common schema specifies one of boolean or uint32. Is > there a way to reference that, but still say that this binding > supports only the boolean version? Okay, then keep this. Rob