Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp1183853pxb; Sat, 30 Oct 2021 07:41:25 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyT8T7CZGBSMHwJQ4XLM2k2YPmtmuopDAk47jCsaMtX3vNlmwsBbRuVvB9gREhIrcLjsUP2 X-Received: by 2002:a02:cbb1:: with SMTP id v17mr13136229jap.51.1635604885019; Sat, 30 Oct 2021 07:41:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635604885; cv=none; d=google.com; s=arc-20160816; b=c89QG+w0w0T2EhwgYhBMrPmrajPLs1iMBH2NnrFIJZdNI34ZaBmoPBjEL13+bYysFb 9nAtyMfTr1saukebplBvy/camT58YUNIYqxQIaa1AEjfszm7xg7o9pbDxDd7t7iLesGC R0a5vnH0l1M/Ok13ZczW/ahNQYEUUGPuShSAksUgTuCgmXHN12ksmHJdyjZ1jLpQfZXs JVGfiVo9WhcLynJnkwJBmrnk031D/o22s4O1KEmol0La0iafXdxyxSaOESL1dUIYJibw F9P6u/2eUr/oTDLTi7fFnerQF/0jBdCC9ajd9nd/jTS4TT2FMY+JbV2Dl4NGYq5Sfg3K JTDw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=DToYAQHxf/EmU+9Qq/Jcp+BO8Gdd2Z8qCSR2az0OK88=; b=XV8GlAC/DqRP66MLImTZMSLUhm8ZcDaRCz7i/P5xy8RKQoUeaST6stNRGDs0iPy59u OhqhXI0p3kCUpFYIWh4lDzg3/SgipxvFKRI759A9N6pt1xU0wGr17zAyN6qpni0Xzl9z ksh7t+lFt7mUOxU8aAU2AQ3xCfnKMd9rQYT1sQWH/CV18uwKgKtHNReHyaY7Ebt+su3f BU0bVjJ6jf5iiqEoSciSCme4+4lFqd+aDvKX0cA5gra8d21Ag88p4AjAmlN+RZmNhiz4 etk60XnNt9SFhF8XhpNUdgdHXA/0xtEyUAhmxT2ryEKxGX70w5gxApn/Uu2pRW3HZkhL SYdQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b="a53BaJ/p"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u15si11898311iot.3.2021.10.30.07.41.13; Sat, 30 Oct 2021 07:41:25 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b="a53BaJ/p"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231766AbhJ3Omu (ORCPT + 99 others); Sat, 30 Oct 2021 10:42:50 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53542 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230392AbhJ3Omt (ORCPT ); Sat, 30 Oct 2021 10:42:49 -0400 Received: from mail-wm1-x336.google.com (mail-wm1-x336.google.com [IPv6:2a00:1450:4864:20::336]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0EDF9C061570; Sat, 30 Oct 2021 07:40:19 -0700 (PDT) Received: by mail-wm1-x336.google.com with SMTP id b2-20020a1c8002000000b0032fb900951eso5811945wmd.4; Sat, 30 Oct 2021 07:40:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=DToYAQHxf/EmU+9Qq/Jcp+BO8Gdd2Z8qCSR2az0OK88=; b=a53BaJ/pGJ3Hj01nFTpBqLr4jU05yNGuyqncmlBy+RmTLQrM8VbMFWJy+0rKgVVphe xfI0NfjE1wtNbyBsZgb4obty9Zk5A3uAB4n9NVtNVzn2vGK9y2+XSSQP74YhusdENAgY r19CnsOa7O/IechMMK3ivb/hI59eQc8XHWC4YdiqCDZDYhLV7V9V23eC60OklNAgL0Q5 QkpPnxH3Bsib1MJxv+xlxlhgoKY/cHtcbiA+ZhV/irtQdglsV6foMdCwaK6btX0L9kSq ELsgXG0weVSyJUJj6jOY62MlzsqPCZqEVRMO3kE9K+AtbAkf2/XDgSdUn9N9i8YXXZuN xi9Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=DToYAQHxf/EmU+9Qq/Jcp+BO8Gdd2Z8qCSR2az0OK88=; b=Iu4V2DvY9amLtPL8UmpbEb9fY3/AwuHcfRGCLinJwz9yodCg7ICIBcSEE7jJGzzaWc d5eI/BUIrQz9aeggBgwqqFxApWodBZ4h3q6l1t5KnnIkIJ1iTO0hascwHco06P2aCDp6 34JyMqBIktQKlTuLwSzoC6W/0Be0Nh12QJpndWt32/B0bntrreSD3OGnFtf9iIiKSf+B 8ODRnojs6SY0VfrbnSlbTKUlYmUvn23O+6eRY271c8ft0GRDpzrE7ikVTMoczO/XRyXl GVni1vTdUWN9o8r0vpZYCVMP3S8p3YfDYQok6gqcBCZpYgMHUNx5HmZ6B7HeBo8FHh0x JIOg== X-Gm-Message-State: AOAM531S4Blo9uJVbj/+X/arTbSbkmp1x/zhYaFYvVpQSWn5uQ7Or1Gt b3LjwpVFEfUoDV2hbxTsdHY= X-Received: by 2002:a05:600c:4f81:: with SMTP id n1mr26909887wmq.63.1635604817623; Sat, 30 Oct 2021 07:40:17 -0700 (PDT) Received: from localhost.localdomain (252.red-83-54-181.dynamicip.rima-tde.net. [83.54.181.252]) by smtp.gmail.com with ESMTPSA id u19sm483602wmm.5.2021.10.30.07.40.16 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Sat, 30 Oct 2021 07:40:17 -0700 (PDT) From: Sergio Paracuellos To: sboyd@kernel.org Cc: linux-clk@vger.kernel.org, gregkh@linuxfoundation.org, linux-staging@lists.linux.dev, neil@brown.name, linux-kernel@vger.kernel.org, john@phrozen.org, Rob Herring Subject: [PATCH v4 1/4] dt-bindings: reset: add dt binding header for Mediatek MT7621 resets Date: Sat, 30 Oct 2021 16:40:11 +0200 Message-Id: <20211030144014.26315-2-sergio.paracuellos@gmail.com> X-Mailer: git-send-email 2.33.0 In-Reply-To: <20211030144014.26315-1-sergio.paracuellos@gmail.com> References: <20211030144014.26315-1-sergio.paracuellos@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add dt binding header for resets lines in Mediatek MT7621 SoCs. Acked-by: Rob Herring Signed-off-by: Sergio Paracuellos --- include/dt-bindings/reset/mt7621-reset.h | 37 ++++++++++++++++++++++++ 1 file changed, 37 insertions(+) create mode 100644 include/dt-bindings/reset/mt7621-reset.h diff --git a/include/dt-bindings/reset/mt7621-reset.h b/include/dt-bindings/reset/mt7621-reset.h new file mode 100644 index 000000000000..7572c6b41453 --- /dev/null +++ b/include/dt-bindings/reset/mt7621-reset.h @@ -0,0 +1,37 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2021 Sergio Paracuellos + * Author: Sergio Paracuellos + */ + +#ifndef DT_BINDING_MT7621_RESET_H +#define DT_BINDING_MT7621_RESET_H + +#define MT7621_RST_SYS 0 +#define MT7621_RST_MCM 2 +#define MT7621_RST_HSDMA 5 +#define MT7621_RST_FE 6 +#define MT7621_RST_SPDIFTX 7 +#define MT7621_RST_TIMER 8 +#define MT7621_RST_INT 9 +#define MT7621_RST_MC 10 +#define MT7621_RST_PCM 11 +#define MT7621_RST_PIO 13 +#define MT7621_RST_GDMA 14 +#define MT7621_RST_NFI 15 +#define MT7621_RST_I2C 16 +#define MT7621_RST_I2S 17 +#define MT7621_RST_SPI 18 +#define MT7621_RST_UART1 19 +#define MT7621_RST_UART2 20 +#define MT7621_RST_UART3 21 +#define MT7621_RST_ETH 23 +#define MT7621_RST_PCIE0 24 +#define MT7621_RST_PCIE1 25 +#define MT7621_RST_PCIE2 26 +#define MT7621_RST_AUX_STCK 28 +#define MT7621_RST_CRYPTO 29 +#define MT7621_RST_SDXC 30 +#define MT7621_RST_PPE 31 + +#endif /* DT_BINDING_MT7621_RESET_H */ -- 2.33.0