Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp3735697pxb; Mon, 1 Nov 2021 19:59:43 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxBtHndC0/fVkHGoNKG44BXNV4EvKjofxqOImQHdEv0IHkjElZG5iRXabttKkeIwOlvVcW/ X-Received: by 2002:a05:6602:140d:: with SMTP id t13mr24097401iov.120.1635821983494; Mon, 01 Nov 2021 19:59:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635821983; cv=none; d=google.com; s=arc-20160816; b=Bz2yrpnb6gO5DsmE6/zly5tMKVf33jyTxGYk4dSXrzNLrzHFv7bzGQ1iYFMdhQO7Ld SMO4eMjGppsZwY6rhnG2M3y8TqH/lIlqgAHBNDZ4WUX5hUH3/fZSuyNAAX0Wfd7cPTnn OfQYWfZo3/y5tCwX/Sq1VLEWY3BFJ6PT1u+trr/UEQvZJvVw/8jYLyicLSAnzxrNWfKs amntU0NQWDynucHrmkZBu79Z0enRrHd/nXsGr7h1LoX/4XjVRBtupFA7TkYXt4r7KX5+ R8iFsAhOXnCzGPWU10XmP8ACylw5XM5B0pyFchUVm+60NyJPJ1+tLPCIyFl5gG36IF5h X+6Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:date:subject:cc:to:from; bh=rBp0/DYAzJZxeHqHydPAAc3hR4XhPaI45y0lkfrncHQ=; b=C434c23D3gyl0E1Hk+HwULfYLn+ghQr6NB28R5uCJi7B9IgXgik6O8Rgq5RAnJQWbD 09Lvpg/UK70YO2XntFvluVhJVUPxPAquboFNFgXFTZQfIXmBbfx+cOyzgg/N0ec25uyE sqDcqD/GUuyzzd2Hz68EbLeLoGz4WtIMKdvCe2ybHkv19QBBTuUsz4JopDjEaE+IEhiX WBNg9YAPZXvaKDHW5C2Y2rB/+T9M/uqHO08WEz0Jj168E7RXDRbjZ6Y7ThngFvok7Ysi Wn3mTi3hs+rxNBCi1ILXE9iDo1inAmKNf26wty8ZvPkFZvuZd8XEJL26Ctykd5B9L2dy p9ew== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id b18si29199166jat.93.2021.11.01.19.59.27; Mon, 01 Nov 2021 19:59:43 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231639AbhKBDBH (ORCPT + 99 others); Mon, 1 Nov 2021 23:01:07 -0400 Received: from inva021.nxp.com ([92.121.34.21]:51748 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229526AbhKBDBH (ORCPT ); Mon, 1 Nov 2021 23:01:07 -0400 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id E12812001BA; Tue, 2 Nov 2021 03:58:31 +0100 (CET) Received: from aprdc01srsp001v.ap-rdc01.nxp.com (aprdc01srsp001v.ap-rdc01.nxp.com [165.114.16.16]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 7E3A2200168; Tue, 2 Nov 2021 03:58:31 +0100 (CET) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by aprdc01srsp001v.ap-rdc01.nxp.com (Postfix) with ESMTP id C4D8B183AD05; Tue, 2 Nov 2021 10:58:29 +0800 (+08) From: Richard Zhu To: l.stach@pengutronix.de, marcel.ziswiler@toradex.com, tharvey@gateworks.com, kishon@ti.com, vkoul@kernel.org, robh@kernel.org, galak@kernel.crashing.org, shawnguo@kernel.org Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, linux-imx@nxp.com Subject: [PATCH v5 0/8] Add the imx8m pcie phy driver and imx8mm pcie support Date: Tue, 2 Nov 2021 10:32:27 +0800 Message-Id: <1635820355-27009-1-git-send-email-hongxing.zhu@nxp.com> X-Mailer: git-send-email 2.7.4 X-Virus-Scanned: ClamAV using ClamSMTP Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Refer to the discussion [1] when try to enable i.MX8MM PCIe support, one standalone PCIe PHY driver should be seperated from i.MX PCIe driver when enable i.MX8MM PCIe support. This patch-set adds the standalone PCIe PHY driver suport[1-5], and i.MX8MM PCIe support[6-8] to have whole view to review this patch-set. The PCIe works on i.MX8MM EVK board based the the blkctrl power driver [2] and this patch-set. And tested by Tim and Marcel on the different reference clock modes boards. [1] https://patchwork.ozlabs.org/project/linux-pci/patch/20210510141509.929120-3-l.stach@pengutronix.de/ [2] https://patchwork.kernel.org/project/linux-arm-kernel/cover/20210910202640.980366-1-l.stach@pengutronix.de/ Main changes v4 --> v5: - Set the AUX_EN always 1b'1, thus it can fix the regression introduced in v4 series on Marcel's board. - Use the lower-case letter in the devicetreee refer to Marcel's comments. - Since the default value of the deemphasis parameters are zero, only set the deemphasis registers when the input paramters are none zero. Main changes v3 --> v4: - Update the yaml to fix syntax error, add maxitems and drop description of phy - Correct the clock name in PHY DT node. - Squash the EVK board relalted dts changes into one patch, and drop the useless dummy clock and gpio suffix in DT nodes. - Add board specific de-emphasis parameters as DT properties. Thus each board can specify its actual de-emphasis values. - Update the commit log of PHY driver. - Remove the useless codes from PCIe driver, since they are moved to PHY driver - After the discussion and verification of the CLKREQ# configurations with Tim, agree to add an optional boolean property "fsl,clkreq-unsupported", indicates the CLKREQ# signal is hooked or not in HW designs. - Add "Tested-by: Marcel Ziswiler " tag, since Marcel help to test the v3 patch-set. Main changes v2 --> v3: - Regarding Lucas' comments. - to have a whole view to review the patches, send out the i.MX8MM PCIe support too. - move the PHY related bits manipulations of the GPR/SRC to standalone PHY driver. - split the dts changes to SOC and board DT, and use the enum instead of raw value. - update the license of the dt-binding header file. Changes v1 --> v2: - Update the license of the dt-binding header file to make the license compatible with dts files. - Fix the dt_binding_check errors. Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.yaml | 6 +++ Documentation/devicetree/bindings/phy/fsl,imx8-pcie-phy.yaml | 95 ++++++++++++++++++++++++++++++++ arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi | 55 +++++++++++++++++++ arch/arm64/boot/dts/freescale/imx8mm.dtsi | 46 +++++++++++++++- drivers/pci/controller/dwc/pci-imx6.c | 73 ++++++++++++++++++++++--- drivers/phy/freescale/Kconfig | 9 ++++ drivers/phy/freescale/Makefile | 1 + drivers/phy/freescale/phy-fsl-imx8m-pcie.c | 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ include/dt-bindings/phy/phy-imx8-pcie.h | 14 +++++ 9 files changed, 528 insertions(+), 8 deletions(-) [PATCH v5 1/8] dt-bindings: phy: phy-imx8-pcie: Add binding for the [PATCH v5 2/8] dt-bindings: phy: Add imx8 pcie phy driver support [PATCH v5 3/8] dt-bindings: imx6q-pcie: Add PHY phandles and name [PATCH v5 4/8] arm64: dts: imx8mm: Add the pcie phy support [PATCH v5 5/8] phy: freescale: pcie: Initialize the imx8 pcie [PATCH v5 6/8] arm64: dts: imx8mm: Add the pcie support [PATCH v5 7/8] arm64: dts: imx8mm-evk: Add the pcie support on imx8mm [PATCH v5 8/8] PCI: imx: Add the imx8mm pcie support