Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp4029461pxb; Tue, 2 Nov 2021 02:50:03 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzLJt2ZSDRAKKIr960JayjCaTrSKjBmVd9T1jEF8wHWtfsiGgkY3DJ7tS/MO4p98iuZZco+ X-Received: by 2002:a05:6e02:148b:: with SMTP id n11mr6619141ilk.83.1635846603428; Tue, 02 Nov 2021 02:50:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635846603; cv=none; d=google.com; s=arc-20160816; b=T786MaTXWvbt1kxNGFqytI54LjQqjrt0OLY1uUzpiXx+ucZk+sJdijQwOASkRmkdTl gzFEiifVKTuDnbwW84et5B/HKs+sPO1FnxVR4ppzoReyhEHZrW7hDSsfIuyaPIGgC2NT VxBXpNidUvsqY3XyuFcw6nKKiQ4boaWl5GUHv2rXb493eUrToERyw4gQ1XksSx5lrzFA K5lIuVXNI/C9lrYIMLBhc/cBpxRurE8CY4VXcsx29b667a+pUoORPUKeAq0dFCpGA7ZY zRNbrKEi3N79YnJWXFT9u9SfqWwHBCRGfrKOFgBGKZm6+BkXuSs9by+Zdi63/B771+h+ GqBA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-transfer-encoding :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=zAA+smLtlLcIXDBLeGKt/zH+ufC4O4gnJG02maDFsC0=; b=u0UzseWyvYz4YobSdZAxWLpogvVFt9PMfTlKiwcmEWP5k5bV6VwnFesLTpq2uST1yR V3QsuiaFW6QLhnU/GfBNK+oOTvyMBI07k1dgEmmrO/lC7DzSl9W55mncFsg/QRZ8edJ3 Qry0x4aVkdv3pAbV9uJE7IVOuJbPifIA3ZnqnWxlEqb0zIZfUI1DMyMM+DftAnajIKYA yVDd96ZnVbRDA8zoUXHWAfDQ0L6yvaLxzfDhAfB11aHKeQuvehP1I+WiUxnwuSJFesa+ kPiDGCaXKUT449Jd718SBQH209kRwbZEHLbTlH5T+gqppVcnXUxnjpCn2CCjFTQqQ2ks ftIQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id c19si1003414ilk.133.2021.11.02.02.49.51; Tue, 02 Nov 2021 02:50:03 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230353AbhKBJuH (ORCPT + 99 others); Tue, 2 Nov 2021 05:50:07 -0400 Received: from elvis.franken.de ([193.175.24.41]:55713 "EHLO elvis.franken.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229720AbhKBJuG (ORCPT ); Tue, 2 Nov 2021 05:50:06 -0400 Received: from uucp (helo=alpha) by elvis.franken.de with local-bsmtp (Exim 3.36 #1) id 1mhqO8-0003Oc-00; Tue, 02 Nov 2021 10:47:28 +0100 Received: by alpha.franken.de (Postfix, from userid 1000) id 2AC81C27C0; Tue, 2 Nov 2021 10:47:00 +0100 (CET) Date: Tue, 2 Nov 2021 10:47:00 +0100 From: Thomas Bogendoerfer To: Pali =?iso-8859-1?Q?Roh=E1r?= Cc: Russell King , Andrew Lunn , Sebastian Hesselbarth , Gregory Clement , Jason Gunthorpe , linux-arm-kernel@lists.infradead.org, linux-mips@vger.kernel.org, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH] PCI: Marvell: Update PCIe fixup Message-ID: <20211102094700.GA7376@alpha.franken.de> References: <20211101150405.14618-1-pali@kernel.org> <20211102084241.GA6134@alpha.franken.de> <20211102090246.unmbruykfdjabfga@pali> MIME-Version: 1.0 Content-Type: text/plain; charset=iso-8859-1 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20211102090246.unmbruykfdjabfga@pali> User-Agent: Mutt/1.10.1 (2018-07-13) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Nov 02, 2021 at 10:02:46AM +0100, Pali Roh?r wrote: > On Tuesday 02 November 2021 09:42:41 Thomas Bogendoerfer wrote: > > On Mon, Nov 01, 2021 at 04:04:05PM +0100, Pali Roh?r wrote: > > > - The code relies on rc_pci_fixup being called, which only happens > > > when CONFIG_PCI_QUIRKS is enabled, so add that to Kconfig. Omitting > > > this causes a booting failure with a non-obvious cause. > > > - Update rc_pci_fixup to set the class properly, copying the > > > more modern style from other places > > > - Correct the rc_pci_fixup comment > > > > > > This patch just re-applies commit 1dc831bf53fd ("ARM: Kirkwood: Update > > > PCI-E fixup") for all other Marvell platforms which use same buggy PCIe > > > controller. > > > [..] > > > > > diff --git a/arch/mips/Kconfig b/arch/mips/Kconfig > > > index 771ca53af06d..c8d51bd20b84 100644 > > > --- a/arch/mips/Kconfig > > > +++ b/arch/mips/Kconfig > > > @@ -346,6 +346,7 @@ config MIPS_COBALT > > > select CEVT_GT641XX > > > select DMA_NONCOHERENT > > > select FORCE_PCI > > > + select PCI_QUIRKS > > > select I8253 > > > select I8259 > > > select IRQ_MIPS_CPU > > > > this is enabled by default, via drivers/pci/Kconfig > > IIRC 'default y' can be disabled but 'select' not. overruled only if CONFIG_EXPERT is enabled, which IMHO sounds good enough. > > config PCI_QUIRKS > > default y > > bool "Enable PCI quirk workarounds" if EXPERT > > help > > This enables workarounds for various PCI chipset bugs/quirks. > > Disable this only if your target machine is unaffected by PCI > > quirks. > > > > > diff --git a/arch/mips/pci/fixup-cobalt.c b/arch/mips/pci/fixup-cobalt.c > > > index 44be65c3e6bb..202f3a0bd97d 100644 > > > --- a/arch/mips/pci/fixup-cobalt.c > > > +++ b/arch/mips/pci/fixup-cobalt.c > > > @@ -36,6 +36,12 @@ > > > #define VIA_COBALT_BRD_ID_REG 0x94 > > > #define VIA_COBALT_BRD_REG_to_ID(reg) ((unsigned char)(reg) >> 4) > > > > > > +/* > > > + * The root complex has a hardwired class of PCI_CLASS_MEMORY_OTHER, when it > > > + * is operating as a root complex this needs to be switched to > > > + * PCI_CLASS_BRIDGE_HOST or Linux will errantly try to process the BAR's on > > > + * the device. Decoding setup is handled by the orion code. > > > + */ > > > static void qube_raq_galileo_early_fixup(struct pci_dev *dev) > > > { > > > if (dev->devfn == PCI_DEVFN(0, 0) && > > > > this is not a PCIe controller, so how is this patch related ? > > I put that comment into all quirk code which is related to Marvell PCIe > device XX:00.0 and changes PCI class type from PCI_CLASS_MEMORY_OTHER to > PCI_CLASS_BRIDGE_HOST. > > >From all what I saw, I'm sure that this device with this specific > characteristics is really (non-compliant) Marvell PCIe controller. just nitpicking, it's a Galileo PCI bridge and not PCIe. > But I do not have this hardware to verify it. I still have a few Cobalt systems here. Thomas. -- Crap can work. Given enough thrust pigs will fly, but it's not necessarily a good idea. [ RFC1925, 2.3 ]