Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp4135435pxb; Tue, 2 Nov 2021 04:52:33 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzsPM/JdJ23n8+wE9MHtzPZv/7722dnwnfti34dC63Tt/uZYaz9am9522cAuTz/8LszlSe+ X-Received: by 2002:a05:6402:4316:: with SMTP id m22mr812333edc.349.1635853953024; Tue, 02 Nov 2021 04:52:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635853953; cv=none; d=google.com; s=arc-20160816; b=JvRClT8Qhmo3YhTAJFYNs0uLWKDhFohgCorqc9f7wLKyJHCSHRww3J6Q1Yxlw7WE1j vzeCKrpI9fen0R2z3QkfdqFAYuSMsitiyGlf8Is9J2pdrEQ2fzJyn18WASQ0Ovp4rMAf Y+eqWS9r/Uz+8CXsD6bxTZctOhx8q2YwfsqLDPh1Mfi2ZSZzj5vmGJ5BZRjZY8EPUjLN kTk5J3juAeMdz7dghWr0jFwtWC7tjSMWjnTQ+/U7Bnd3eJeKFfTGrVX9HKbahYjgN947 m8ovsjEoEsOEFhWcLO1RoIMFpv8yOSgeyWxpoDjsis/ATNL617APqqR1R3p6Frkp9OKR pisg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=GaIFo45joCtIbALY4+H73q/4ML+vmLQCj6pBcBGjWho=; b=o7pxGChzUvA3aO0YfNKgpGmoXVIGntYD3QcNvQY2CK/erT/Xi6czqzC/nj73euI22R dEmobdYJm4Bm5sfR+ybBpMlE0TfwXQMXPDQr99sMMGPX7BH24mSadTJdbxhAiZrAREdg G5kB67Ss5a3MJnpyYg84DVIMAI+pB51vtp86/WAN4Fvg5TaOEhtWO16Yt6gJ+bhRly86 +7VEzb9TaabMvMX5GsPgGnF1rdjIORPW3LAzuCCL9SJ5SwP3aI0z3uNY2RnCzVW2Tgid QUp+DGZhwkyEmk+Ctd02M/FtfJT4o7iZA2uCJzTMdFuFNR4h+GBC66uIZdxHnhjngkOe 7gLA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TvqE4gWE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id i12si39633611edc.272.2021.11.02.04.52.08; Tue, 02 Nov 2021 04:52:33 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TvqE4gWE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230201AbhKBLwV (ORCPT + 99 others); Tue, 2 Nov 2021 07:52:21 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33516 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229778AbhKBLwU (ORCPT ); Tue, 2 Nov 2021 07:52:20 -0400 Received: from mail-pl1-x631.google.com (mail-pl1-x631.google.com [IPv6:2607:f8b0:4864:20::631]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1A9A9C061764 for ; Tue, 2 Nov 2021 04:49:46 -0700 (PDT) Received: by mail-pl1-x631.google.com with SMTP id p18so12389151plf.13 for ; Tue, 02 Nov 2021 04:49:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=GaIFo45joCtIbALY4+H73q/4ML+vmLQCj6pBcBGjWho=; b=TvqE4gWEK2JDCGRw3ZG1OomLZxZsLRjXs7xv+VmLItD3E212NodchziFbXAURQKBw3 dkeHqKZ+j5sEB1QHUafQnTkl/cYkkX0rUKVaK3q+8IpqtFMWZdrS4lGlWmWdf3vM4Bij WgWkDqwn2gMWsUxRbNoXFzSwR4XUju7Hv0kG5wgh4QtcVOfIn9bCfvV/ueffHtaPSW+0 4nc+pxLVjU35BmgpdbDEZ21mBmSINy1e40WaCT2UFwDQV63twocpOx8zV/emHM/j5cWZ yaeb4t6MOU+9rhn0HrR1u/POfGkljVNkrFg78y3ohPhvNH/14A325300EzOfGAj6djPz q/iw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=GaIFo45joCtIbALY4+H73q/4ML+vmLQCj6pBcBGjWho=; b=1Lo+LD7Lm7H+TEJpoT+4js0wLLiWP7FCkMnybyIeV2B1JnYfHWyZsRz1et887S7Gra 2uOC1On8AkYOaERCP4FHaAL3LbML18wltiOHXRkP9TDKAO0CfY8RIDIWTaDkv2f5lI3s qhPk8KY+CZ7x/zErPn42czMy9K+47a2F/bkQ/PK3XG7Ob9caQ/a2gm0CgAz7tMgGtIZ2 6sYUdvYPvptgrrkYKXQe7tRe1OhIQ15wzBnQbWfsrTfQV0KrXyPN49kwKu0lCF79T9+3 n0Src+dDcnJnIjEr1CgWjkK1poWtL2+GDRMPzExRPubtHnTL1vKyzDc2lvqzDtokdmZH /6uQ== X-Gm-Message-State: AOAM530jYxc40TtNcUC7UP5FKYk+vDLpC2HsYerIy3V+bvuOOA6eT6Ta rut8NIWlRaro/KAbe+8r3UgmnJrR6/n1yhLa90qDJA== X-Received: by 2002:a17:902:edc7:b0:141:a2d8:ede9 with SMTP id q7-20020a170902edc700b00141a2d8ede9mr27782887plk.24.1635853785585; Tue, 02 Nov 2021 04:49:45 -0700 (PDT) MIME-Version: 1.0 References: <20211025103322.160913-1-robert.foss@linaro.org> <20211025103322.160913-2-robert.foss@linaro.org> In-Reply-To: From: Robert Foss Date: Tue, 2 Nov 2021 12:49:34 +0100 Message-ID: Subject: Re: [PATCH v1 2/2] media: dt-bindings: media: camss: Document clock-lanes property To: Rob Herring Cc: todor.too@gmail.com, agross@kernel.org, bjorn.andersson@linaro.org, mchehab@kernel.org, angelogioacchino.delregno@somainline.org, linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, "Bryan O'Donoghue" , Andrey Konovalov Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 1 Nov 2021 at 21:30, Rob Herring wrote: > > On Mon, Oct 25, 2021 at 12:33:22PM +0200, Robert Foss wrote: > > The clock-lanes property corresponds to a hardware register field > > that is required to be set, in order to enable the CSI clock signal. > > > > The physical lane of the clock signal is not programmable, but only > > togglable On or Off, which what BIT(7) of the > > CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(5) register controls. > > > > Signed-off-by: Robert Foss > > --- > > .../devicetree/bindings/media/qcom,msm8996-camss.yaml | 5 +++++ > > .../devicetree/bindings/media/qcom,sdm660-camss.yaml | 5 +++++ > > .../devicetree/bindings/media/qcom,sdm845-camss.yaml | 5 +++++ > > 3 files changed, 15 insertions(+) > > > > diff --git a/Documentation/devicetree/bindings/media/qcom,msm8996-camss.yaml b/Documentation/devicetree/bindings/media/qcom,msm8996-camss.yaml > > index 38be41e932f0..d4da1fad12cf 100644 > > --- a/Documentation/devicetree/bindings/media/qcom,msm8996-camss.yaml > > +++ b/Documentation/devicetree/bindings/media/qcom,msm8996-camss.yaml > > @@ -106,6 +106,11 @@ properties: > > > > properties: > > clock-lanes: > > + description: > > + The index of the clock-lane is not programmable by > > + the hardware, but is required to define a CSI port. > > + Lane 7 reflects the hardware register field that enables > > + the clock lane. > > If it is fixed, then it should not be required. Fix the required part. > > > items: > > - const: 7 > > I don't know how we let that in, but this should be the lane number. > Each binding can't be making up its own interpretation. If the clock lane number isn't programmable, can clock-lanes be omitted?