Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp4441928pxb; Tue, 2 Nov 2021 09:46:55 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzY4z7CNVL73+nkFZef7uOVFXPPXOslQySU6bmxj650KaCEdqN0lw++M71ZYniQOKFb4SGL X-Received: by 2002:a92:cd8f:: with SMTP id r15mr19629018ilb.278.1635871615135; Tue, 02 Nov 2021 09:46:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635871615; cv=none; d=google.com; s=arc-20160816; b=DocEERKC6Fvt7cnEgAQwdaAZRMe3fMXY0AyVyrwNrAM8rIowf6f45ZMGrPeNZeV98Y Sof6ShaS3uk/RBw04B/o/CxibhXFmAZlxFpPuDNCPscKowSJ2yFq+ltvzJF+lKsflU1C on2/Emsgyc/6zoh+J8VGaNyhqhofB8I4Pd3BxTjuJWKG7B5TgYMbAsK07vqPsk/udCCp pMUWx4jQAdyVRppcOrcX5WEkhPETIy3fsDUzlCM9HKk8507/LgH9+ubgVncgfNVTMu61 tzKxG1R3VqNGFVlU2a/rgarIEKDwkwjwv2DZi9P1vE5DavLc9MOCtwB9MS/qjhUHJ/ZW pQjg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from:sender :dkim-signature; bh=1/wOP5VTEPevLiR6m3lbRdM5ynLiHKYh2CxfP0wI67s=; b=NwvHfwGXeys3YweGpuy/DumI80sskeheSBgpcaQk6/ollKUNIBDjDcNQi6FT3uuHmS 2JfFF5ctZD6RSlUhsXA/KZNYbZAeDs7y8ZO4XBNp0nFNi6CDtD4/JKGGNA6zhaymT+fu 2DByK0oblQ0BR7Oh8grBNvQLPLx2/NKVczSRgkus+5UoV9d/WZCbzAXibhHYI/fmhTMu fq4F/Q1Yj9KSDJEQpV9SX5Nd84st8NLPs3iOIhMqDlRIUYr/6mJucODmaig1jHno2zb3 SI060HY9PJDp0YxRF0vAK2jwYeHb+J6dPj/dVAc9QEERdnOTgqFR/8QrxebeHsAKuZk9 ug+A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=oVlkN2hQ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g7si20672896jat.36.2021.11.02.09.46.43; Tue, 02 Nov 2021 09:46:55 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=oVlkN2hQ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235063AbhKBQrZ (ORCPT + 99 others); Tue, 2 Nov 2021 12:47:25 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44500 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234770AbhKBQqt (ORCPT ); Tue, 2 Nov 2021 12:46:49 -0400 Received: from mail-ed1-x52e.google.com (mail-ed1-x52e.google.com [IPv6:2a00:1450:4864:20::52e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 61E01C06122E; Tue, 2 Nov 2021 09:12:03 -0700 (PDT) Received: by mail-ed1-x52e.google.com with SMTP id w1so23974708edd.10; Tue, 02 Nov 2021 09:12:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=sender:from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=1/wOP5VTEPevLiR6m3lbRdM5ynLiHKYh2CxfP0wI67s=; b=oVlkN2hQuPgvVpYigDq5NucN2UMfOc0JO3vADCz+iB1X7kfPRUJhZmoTeBViuhr0cG OFT5+jEaLsX+Dm5ucNFMQ9zA22HwYHtOA61eD1uwjP9TChvkbm3NCiEbbzm811ySl5M4 pVvPeT6PgJM+UI5AgTjyfs1pzka/ridG7wmNDnEKFCP97wu5/OUn9SEpuv+2XNGylXdX Sz2cJu15ILfDD9Z1ag2yzgmK46CfXfaXNLqTokf82Lgsc646toaAR6ffAsZIY7I1deNB DcCKJh9JX4iFuv/JoevrJQAlbmLaADTJU0oBpUwD9fVhFJzqbT1kImDI6W4STRwt4P8B D4rA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-transfer-encoding; bh=1/wOP5VTEPevLiR6m3lbRdM5ynLiHKYh2CxfP0wI67s=; b=oE3h28o+VWy/14JRfDzzpEl9fvrtufnWwrD4MIRAR+hROXJpGWfhqDBMC2tbhKeikK s8Pmkv1UklHZhq3H8mGOtFtJKBFCUuERUyoCWqR8JQnUVmUlNUtVY6WpUPAc5OrLUuH4 5XuhWb7vbPFeaqVQhs+J0vm20/Eu4xQ3vj/OS1O3hhVOkGCphrU9avk6XdY5NBLfiNpc sT4wqOzrYBnBl4srYrEizP+rdrMXTlp3fQFrtoHpeWsboyCRf/T4BcXnPKAJMqxJxSdx 6vC3qxNS1tgxU6mSilnWwNh+qwyCQNQiVHQXvYhyxnrR8tqBY1+T0eNiXiXVqBMmYRLF wLUQ== X-Gm-Message-State: AOAM533E7Dtz0thOtBmDNjOaI2Xx1dWv21ncisNkMiI6qcLKoE6IrfSv +Yka5nv3+Mj3YtamdTYuGhY= X-Received: by 2002:a17:906:f88d:: with SMTP id lg13mr9385024ejb.310.1635869521841; Tue, 02 Nov 2021 09:12:01 -0700 (PDT) Received: from stitch.. (80.71.140.73.ipv4.parknet.dk. [80.71.140.73]) by smtp.gmail.com with ESMTPSA id c7sm8451374ejd.91.2021.11.02.09.12.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 02 Nov 2021 09:12:01 -0700 (PDT) Sender: Emil Renner Berthing From: Emil Renner Berthing To: linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-clk@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org Cc: Emil Renner Berthing , Palmer Dabbelt , Paul Walmsley , Rob Herring , Michael Turquette , Stephen Boyd , Thomas Gleixner , Marc Zyngier , Philipp Zabel , Linus Walleij , Greg Kroah-Hartman , Daniel Lezcano , Andy Shevchenko , Jiri Slaby , Maximilian Luz , Sagar Kadam , Drew Fustini , Geert Uytterhoeven , Michael Zhu , Fu Wei , Anup Patel , Atish Patra , Matteo Croce , linux-kernel@vger.kernel.org Subject: [PATCH v3 11/16] dt-bindings: pinctrl: Add StarFive JH7100 bindings Date: Tue, 2 Nov 2021 17:11:20 +0100 Message-Id: <20211102161125.1144023-12-kernel@esmil.dk> X-Mailer: git-send-email 2.33.1 In-Reply-To: <20211102161125.1144023-1-kernel@esmil.dk> References: <20211102161125.1144023-1-kernel@esmil.dk> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add bindings for the GPIO/pin controller on the JH7100 RISC-V SoC by StarFive Ltd. This is a test chip for their upcoming JH7110 SoC. Signed-off-by: Emil Renner Berthing --- @Linus: I'm really struggling to find a good way to describe how pin muxing works on the JH7100. As you can see I've now resorted to ascii-art to try to explain it, but please let me know if it's still unclear. .../pinctrl/starfive,jh7100-pinctrl.yaml | 307 ++++++++++++++++++ 1 file changed, 307 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/starfive,jh7100-pinctrl.yaml diff --git a/Documentation/devicetree/bindings/pinctrl/starfive,jh7100-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/starfive,jh7100-pinctrl.yaml new file mode 100644 index 000000000000..92963604422f --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/starfive,jh7100-pinctrl.yaml @@ -0,0 +1,307 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/starfive,jh7100-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: StarFive JH7100 Pin Controller Device Tree Bindings + +description: | + Bindings for the JH7100 RISC-V SoC from StarFive Ltd. + + Out of the SoC's many pins only the ones named PAD_GPIO[0] to PAD_GPIO[63] + and PAD_FUNC_SHARE[0] to PAD_FUNC_SHARE[141] can be multiplexed and have + configurable bias, drive strength, schmitt trigger etc. The SoC has an + interesting 2-layered approach to pin muxing best illustrated by the diagram + below. + + Signal group 0, 1, ... or 6 + ___|___ + | | + LCD output -----------------| | + CMOS Camera interface ------| |--- PAD_GPIO[0] + Ethernet PHY interface -----| MUX |--- PAD_GPIO[1] + ... | | ... + | |--- PAD_GPIO[63] + -------- GPIO0 ------------| | + | -------|-- GPIO1 --------| |--- PAD_FUNC_SHARE[0] + | | | | | |--- PAD_FUNC_SHARE[1] + | | | | ... | | ... + | | | | | |--- PAD_FUNC_SHARE[141] + | | -----|---|-- GPIO63 ---| | + | | | | | | ------- + UART0 UART1 -- + + + The big MUX in the diagram only has 7 different ways of mapping peripherals + on the left to pins on the right. StarFive calls the 7 configurations "signal + groups". + However some peripherals have their I/O go through the 64 "GPIOs". The + diagram only shows UART0 and UART1, but this also includes a number of other + UARTs, I2Cs, SPIs, PWMs etc. All these peripherals are connected to all 64 + GPIOs such that any GPIO can be set up to be controlled by any of the + peripherals. + Note that signal group 0 doesn't map any of the GPIOs to pins, and only + signal group 1 maps the GPIOs to the pins named PAD_GPIO[0] to PAD_GPIO[63]. + +maintainers: + - Emil Renner Berthing + - Drew Fustini + +properties: + compatible: + const: starfive,jh7100-pinctrl + + reg: + minItems: 2 + maxItems: 2 + + reg-names: + items: + - const: gpio + - const: padctl + + clocks: + maxItems: 1 + + resets: + maxItems: 1 + + gpio-controller: true + + "#gpio-cells": + const: 2 + + interrupts: + maxItems: 1 + description: The GPIO parent interrupt. + + interrupt-controller: true + + "#interrupt-cells": + const: 2 + + starfive,signal-group: + description: | + Select one of the 7 signal groups. If this property is not set it + defaults to the configuration already chosen by the earlier boot stages. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1, 2, 3, 4, 5, 6] + +required: + - compatible + - reg + - reg-names + - clocks + - gpio-controller + - "#gpio-cells" + - interrupts + - interrupt-controller + - "#interrupt-cells" + +patternProperties: + '-[0-9]+$': + type: object + patternProperties: + '-pins$': + type: object + description: | + A pinctrl node should contain at least one subnode representing the + pinctrl groups available on the machine. Each subnode will list the + pins it needs, and how they should be configured, with regard to + muxer configuration, bias, input enable/disable, input schmitt + trigger enable/disable, slew-rate and drive strength. + $ref: "/schemas/pinctrl/pincfg-node.yaml" + + properties: + pins: + description: | + The list of pin identifiers that properties in the node apply to. + This should be set using either the PAD_GPIO or PAD_FUNC_SHARE + macros. + Either this or "pinmux" has to be specified, but not both. + $ref: "/schemas/pinctrl/pinmux-node.yaml#/properties/pins" + + pinmux: + description: | + The list of GPIOs and their mux settings that properties in the + node apply to. This should be set using the GPIOMUX macro. + Either this or "pins" has to be specified, but not both. + $ref: "/schemas/pinctrl/pinmux-node.yaml#/properties/pinmux" + + bias-disable: true + + bias-pull-up: + type: boolean + + bias-pull-down: + type: boolean + + drive-strength: + enum: [ 14, 21, 28, 35, 42, 49, 56, 63 ] + + input-enable: true + + input-disable: true + + input-schmitt-enable: true + + input-schmitt-disable: true + + slew-rate: + maximum: 7 + + starfive,strong-pull-up: + description: enable strong pull-up. + type: boolean + + additionalProperties: false + + additionalProperties: false + +additionalProperties: false + +examples: + - | + #include + #include + #include + + soc { + #address-cells = <2>; + #size-cells = <2>; + + pinctrl@11910000 { + compatible = "starfive,jh7100-pinctrl"; + reg = <0x0 0x11910000 0x0 0x10000>, + <0x0 0x11858000 0x0 0x1000>; + reg-names = "gpio", "padctl"; + clocks = <&clkgen JH7100_CLK_GPIO_APB>; + resets = <&clkgen JH7100_RSTN_GPIO_APB>; + interrupts = <32>; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + starfive,signal-group = <6>; + + gmac_pins_default: gmac-0 { + gtxclk-pins { + pins = ; + bias-pull-up; + drive-strength = <35>; + input-enable; + input-schmitt-enable; + slew-rate = <0>; + }; + miitxclk-pins { + pins = ; + bias-pull-up; + drive-strength = <14>; + input-enable; + input-schmitt-disable; + slew-rate = <0>; + }; + tx-pins { + pins = , + , + , + , + , + , + , + , + ; + bias-disable; + drive-strength = <35>; + input-disable; + input-schmitt-disable; + slew-rate = <0>; + }; + rxclk-pins { + pins = ; + bias-pull-up; + drive-strength = <14>; + input-enable; + input-schmitt-disable; + slew-rate = <6>; + }; + rxer-pins { + pins = ; + bias-pull-up; + drive-strength = <14>; + input-enable; + input-schmitt-disable; + slew-rate = <0>; + }; + rx-pins { + pins = , + , + , + , + , + , + , + , + , + , + , + , + ; + bias-pull-up; + drive-strength = <14>; + input-enable; + input-schmitt-enable; + slew-rate = <0>; + }; + }; + + i2c0_pins_default: i2c0-0 { + i2c-pins { + pinmux = , + ; + bias-disable; /* external pull-up */ + input-enable; + input-schmitt-enable; + }; + }; + + uart3_pins_default: uart3-0 { + rx-pins { + pinmux = ; + bias-pull-up; + input-enable; + input-schmitt-enable; + }; + tx-pins { + pinmux = ; + bias-disable; + input-disable; + input-schmitt-disable; + }; + }; + }; + + gmac { + pinctrl-0 = <&gmac_pins_default>; + pinctrl-names = "default"; + }; + + i2c0 { + pinctrl-0 = <&i2c0_pins_default>; + pinctrl-names = "default"; + }; + + uart3 { + pinctrl-0 = <&uart3_pins_default>; + pinctrl-names = "default"; + }; + }; + +... -- 2.33.1