Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp4447724pxb; Tue, 2 Nov 2021 09:52:42 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxot/D4mX56admlXWoowM8hBkVeasrg+/xw5lVYv32LYNPYcFXTgmRGykQDtKJYiEf25/dh X-Received: by 2002:a05:6602:29c7:: with SMTP id z7mr27429309ioq.93.1635871962685; Tue, 02 Nov 2021 09:52:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635871962; cv=none; d=google.com; s=arc-20160816; b=dVrtkXHdXziBEqpQfli4VQoClniB01nKx+0xKH2EG5nFnfFodo2TXJgdX0kTxbiKJj Le93lAH41oLavVZMidlBfQ8TyflzltIzlRtTFNPRNKJLLb7Zgnz07Mwr+5XNIuOXpmcT TT2kjtnO+Jnn7cfxIgU3UbryvESiC3wQfL/CxxZhe0jZVUUBTdXsTfoIB/Xj62OIPFu7 JVrvY5NWHufEA/Bbj6rE8mjIkhti+Tzqs+s8sSN0nqV0+tDflge9HjYYgN2AfEo6hRAy KxL3U8vDsHWPazmlgA3HDCm3CnUBCrE1K1li0qIFC3tfD5Hle+i4JyoDSGxhFy0NJomA NK2Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:sender:dkim-signature; bh=v0dyd2FIdlUq8RRqBjZMWs08o1USs7p634cV1UMQNds=; b=PC025ZE+gqO5COHPwHgyUHvy3TyGctTwsx5JRu7jNcyQN0fzNwemrqVpE1GvjFcCpH PxjLcbdeLz2BcEEIuijRE2WTym04N4vz5IFAxpFwqiAT9GJc6w2IEgBhPlLdqGrKf8fe SabcZ8r+W/JAjD1T2gwjZk/50oxWkkzK6XIHyewRIpu1AU4f0OEIBXLEKg3UjLR28S8D YZDOJPTEFM9tVTyzMjtNOFvU0mXBwTQuHQ7kx4RBp1KIaEKAbCK9aJhqCpv/BZrUMvSZ vn2t+YJq9MrSmWBUCmJaLV0P2zUR4jpKXG8FvGd9tnK7OeqTEI9i+c0dqO9ZVwhOPtzk kCLg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=V0zSxZbP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id r6si25470067iog.70.2021.11.02.09.52.28; Tue, 02 Nov 2021 09:52:42 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=V0zSxZbP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234848AbhKBQwy (ORCPT + 99 others); Tue, 2 Nov 2021 12:52:54 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45628 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231874AbhKBQv6 (ORCPT ); Tue, 2 Nov 2021 12:51:58 -0400 Received: from mail-ed1-x532.google.com (mail-ed1-x532.google.com [IPv6:2a00:1450:4864:20::532]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B13B3C061203; Tue, 2 Nov 2021 09:11:48 -0700 (PDT) Received: by mail-ed1-x532.google.com with SMTP id w15so77757196edc.9; Tue, 02 Nov 2021 09:11:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=sender:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=v0dyd2FIdlUq8RRqBjZMWs08o1USs7p634cV1UMQNds=; b=V0zSxZbPqibR3xeMWk6Edsqc1JI0zsqc2q1glis20Xp41jertwCX1KlKmU/xyANVtn /yDvil9MH3N40vAaoEJybJX/q4WW/Rl9+0yyWeIivlH5urA+AiBrcG5ZKgxeCWCk4Rz5 in7C1PrapW0bRIpN/Yvlqu3iX1jdJwJVbbXetT5Ut4xEKt1eTvzCUbRRzOor7GSXO927 JJOISgX07VCAcIkk+o/C9/OYTu3HA2NyslEwnNiqn0QMmg0BPYtcqqSmeLxBm30rb4me zxF7kbbox9vwziDsHsUneSGkrcN5f31XMsK7uYqvEXE0HdIaSZOIu5byeUyijgiWPD9j AoeQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :mime-version:content-transfer-encoding; bh=v0dyd2FIdlUq8RRqBjZMWs08o1USs7p634cV1UMQNds=; b=MKH6GA9waNlA6zNq06nEdVEAhQjasYvic+v4WW1diysmTFBejJ+CbqMnDfABjXPnpA f3gIkDzCpswj29eUFTGjhwwqydsYpsotISC4VM4poeHdDH1pQTfr8v9QmwpHUpTxrTW1 3bA7t51Mj5fxvOOa6IY//8sRCSNRvXji6s8ZY33GAmeCzB/7Twe+XoLfiwhVduDAXheK Ok9ROMjuoPG3uLO1C00tD/z3j7uoLhSyQHWcRRjaUMRj+Lr3jxKlylJawTY8jyvV07sl BT/ev8AqUCZwRQcsLOLUTQwS/5idwImavQooI9QV28jNQthO0PicY0fm/kDeB7HsIr4V ZMug== X-Gm-Message-State: AOAM5325ul7OcN/5NOXKheMMbW1Md0tIp1jEKnsTwVKggB75ln32yfZ0 Y25wpS1Ww9CSuCvj1tEAo5I= X-Received: by 2002:a17:906:a0d7:: with SMTP id bh23mr44514021ejb.82.1635869506052; Tue, 02 Nov 2021 09:11:46 -0700 (PDT) Received: from stitch.. (80.71.140.73.ipv4.parknet.dk. [80.71.140.73]) by smtp.gmail.com with ESMTPSA id c7sm8451374ejd.91.2021.11.02.09.11.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 02 Nov 2021 09:11:45 -0700 (PDT) Sender: Emil Renner Berthing From: Emil Renner Berthing To: linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-clk@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org Cc: Emil Renner Berthing , Palmer Dabbelt , Paul Walmsley , Rob Herring , Michael Turquette , Stephen Boyd , Thomas Gleixner , Marc Zyngier , Philipp Zabel , Linus Walleij , Greg Kroah-Hartman , Daniel Lezcano , Andy Shevchenko , Jiri Slaby , Maximilian Luz , Sagar Kadam , Drew Fustini , Geert Uytterhoeven , Michael Zhu , Fu Wei , Anup Patel , Atish Patra , Matteo Croce , linux-kernel@vger.kernel.org Subject: [PATCH v3 00/16] Basic StarFive JH7100 RISC-V SoC support Date: Tue, 2 Nov 2021 17:11:09 +0100 Message-Id: <20211102161125.1144023-1-kernel@esmil.dk> X-Mailer: git-send-email 2.33.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This series adds support for the StarFive JH7100 RISC-V SoC. The SoC has many devices that need non-coherent dma operations to work which isn't upstream yet[1], so this just adds basic support to boot up, get a serial console, blink an LED and reboot itself. Unlike the Allwinner D1 this chip doesn't use any extra pagetable bits, but instead the DDR RAM appears twice in the memory map, with and without the cache. The JH7100 is a test chip for the upcoming JH7110 and about 300 BeagleV Starlight Beta boards were sent out with them as part of a now cancelled BeagleBoard.org project. However StarFive has produced more of the JH7100s and more boards will be available[2] to buy. I've seen pictures of the new boards now, so hopefully before the end of the year. This series is also available at https://github.com/esmil/linux/commits/starlight-minimal ..but a more complete kernel including drivers for non-coherent peripherals based on this series can be found at https://github.com/starfive-tech/linux/tree/visionfive [1]: https://lore.kernel.org/linux-riscv/20210723214031.3251801-2-atish.patra@wdc.com/ [2]: https://www.linkedin.com/pulse/starfive-release-open-source-single-board-platform-q3-2021-starfive/ /Emil Changes since v2: - Ahmad and Geert agreed to switch the license of the clock and reset dt headers to GPL-2.0 OR MIT, so that both headers and device tree files can all use the same license. Bindings are still GPL-2.0-only OR BSD-2-Clause as recommended. - Clock and reset drivers now set .suppress_bind_attrs = true and use builtin_platform_driver_probe to make sure the probe function is only called at init time so we can use __init and __initconst. - The clock driver now uses devm_clk_hw_register and .parent_data when registering clocks. This way we can use the dt clock indexes rather than strings for parent lists and decrease the amount of static data needed considerably. - Various dt binding cleanups from Rob - Reworked description in the pinctrl dt binding. - Pinctrl driver now depends on CONFIG_OF again since it uses pinconf_generic_parse_dt_config which is otherwise not defined. - Pinctrl no longer devm_kfree's data that won't be referenced if dt pinconf parsing fails before registering groups and function, and other nits by Andy. - The dw8250 quirk no longer needs a skip_clk_set_rate bit, but sets port->set_termios to the function called after clk_set_rate. Changes since v1: - Let SOC_STARFIVE select RESET_CONTROLLER but drop SERIAL_8250_DW - Add missing Signed-of-by to clock dt-binding header - Use builtin_platform_driver macro for the clock driver, add explicit comment to the determine_rate callback and other small nits from Andy - Use reset-controller for node names in documentation and device tree - Use readl_poll_timeout in reset driver to avoid hanging forever if a driver leaves the associated clock gated and sort Kconfig and Makefile entries properly. - In the pinctrl driver align register names with documentation, remove invalid __init tag from probe function, use of_property_* functions to parse device tree, hoist pinmux unpacking into helper function to better document what's going on, bail on invalid signal group in device tree and fix many other nits from Andy. - Refactor and rebase 8250_dw quirk on tty-next Emil Renner Berthing (12): RISC-V: Add StarFive SoC Kconfig option dt-bindings: timer: Add StarFive JH7100 clint dt-bindings: interrupt-controller: Add StarFive JH7100 plic dt-bindings: reset: Add Starfive JH7100 reset bindings reset: starfive-jh7100: Add StarFive JH7100 reset driver dt-bindings: pinctrl: Add StarFive pinctrl definitions dt-bindings: pinctrl: Add StarFive JH7100 bindings pinctrl: starfive: Add pinctrl driver for StarFive SoCs dt-bindings: serial: snps-dw-apb-uart: Add JH7100 uarts serial: 8250_dw: Add StarFive JH7100 quirk RISC-V: Add initial StarFive JH7100 device tree RISC-V: Add BeagleV Starlight Beta device tree Geert Uytterhoeven (4): dt-bindings: clock: starfive: Add JH7100 clock definitions dt-bindings: clock: starfive: Add JH7100 bindings clk: starfive: Add JH7100 clock generator driver dt-bindings: reset: Add StarFive JH7100 reset definitions .../clock/starfive,jh7100-clkgen.yaml | 56 + .../sifive,plic-1.0.0.yaml | 1 + .../pinctrl/starfive,jh7100-pinctrl.yaml | 307 ++++ .../bindings/reset/starfive,jh7100-reset.yaml | 38 + .../bindings/serial/snps-dw-apb-uart.yaml | 5 + .../bindings/timer/sifive,clint.yaml | 1 + MAINTAINERS | 22 + arch/riscv/Kconfig.socs | 8 + arch/riscv/boot/dts/Makefile | 1 + arch/riscv/boot/dts/starfive/Makefile | 2 + .../dts/starfive/jh7100-beaglev-starlight.dts | 164 ++ arch/riscv/boot/dts/starfive/jh7100.dtsi | 230 +++ drivers/clk/Kconfig | 1 + drivers/clk/Makefile | 1 + drivers/clk/starfive/Kconfig | 9 + drivers/clk/starfive/Makefile | 3 + drivers/clk/starfive/clk-starfive-jh7100.c | 689 +++++++++ drivers/pinctrl/Kconfig | 17 + drivers/pinctrl/Makefile | 1 + drivers/pinctrl/pinctrl-starfive.c | 1353 +++++++++++++++++ drivers/reset/Kconfig | 7 + drivers/reset/Makefile | 1 + drivers/reset/reset-starfive-jh7100.c | 178 +++ drivers/tty/serial/8250/8250_dw.c | 3 + include/dt-bindings/clock/starfive-jh7100.h | 202 +++ .../dt-bindings/pinctrl/pinctrl-starfive.h | 275 ++++ include/dt-bindings/reset/starfive-jh7100.h | 126 ++ 27 files changed, 3701 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/starfive,jh7100-clkgen.yaml create mode 100644 Documentation/devicetree/bindings/pinctrl/starfive,jh7100-pinctrl.yaml create mode 100644 Documentation/devicetree/bindings/reset/starfive,jh7100-reset.yaml create mode 100644 arch/riscv/boot/dts/starfive/Makefile create mode 100644 arch/riscv/boot/dts/starfive/jh7100-beaglev-starlight.dts create mode 100644 arch/riscv/boot/dts/starfive/jh7100.dtsi create mode 100644 drivers/clk/starfive/Kconfig create mode 100644 drivers/clk/starfive/Makefile create mode 100644 drivers/clk/starfive/clk-starfive-jh7100.c create mode 100644 drivers/pinctrl/pinctrl-starfive.c create mode 100644 drivers/reset/reset-starfive-jh7100.c create mode 100644 include/dt-bindings/clock/starfive-jh7100.h create mode 100644 include/dt-bindings/pinctrl/pinctrl-starfive.h create mode 100644 include/dt-bindings/reset/starfive-jh7100.h -- 2.33.1