Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp4781012pxb; Tue, 2 Nov 2021 15:58:17 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzLaWDxSiN4whaL88aGTGq8Dcrx5AhT1MF7MpHNCF3DSNK5dxM/S/XkL1b5Ta/uHNDwnACb X-Received: by 2002:a05:6e02:1561:: with SMTP id k1mr4125702ilu.135.1635893897685; Tue, 02 Nov 2021 15:58:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635893897; cv=none; d=google.com; s=arc-20160816; b=dRnaGXXgyrBoqYm4bXXobJw9PsQ4DxgES5kPwkPumuNFIJrXc+2exqJKejyXMQrPWC WU3/CiZQAukyaoVYqaQx2bJjPiP0miOSMoxUfD9B92m4PXgCDMIUWnj/GtJ9aI2CgUDs OPIJktV/iiZQZUit9x0vdot/4hJwo06sQ6u+squNWZ+BnNRhIYCPiWFcPFQp6hYpyZMH DYThzi/POaUdoL5+1G+NNLDoQShDCUmtWIMDN5HarlRx8s/mX3aF0Q/80lgZnA/1B/u+ XgsIIxxwNipVEqmOGRSBbj8MDRVWndMPvJTiH/2DvA92ULTocGxSQZLkgqtTUirW4aDw Nrig== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=KIYisbZsaWO2J//hyz2WxZPwqBd239vjWte2s5yR2ys=; b=m6K3lmunH8lAvXZuRphGlKchXpf/UFV4pOfL+kB3FLnm7oxyXos5/hW1D1ydVmyyZ4 3S7lYqc2EVvZkWpcXJ9QOe45jjG6am2qIUIW29sXECsPE336FgYehPxdy92QWFTsaJTI Z8x3qqUKH1Iz3TPeyMnSrHGKXEN4tPEJlN3AOeel2txn2ZXOLVdR128AbkO2Ierg6bR9 cNwN1WYMSEA8eQthBZyxAlxb6eW1jIBTiMYWsZucFJvGG2JfBvi704hkF0wTC868aIzn mcQysjuSdfvjmXrqlYlDlCqJITUgSrHjEwzddO/113nBiuqro1Yirf8SlcXWX6IDCB+5 RZUA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=LL2bPORT; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y6si644921ilu.49.2021.11.02.15.58.04; Tue, 02 Nov 2021 15:58:17 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=LL2bPORT; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231218AbhKBW7m (ORCPT + 99 others); Tue, 2 Nov 2021 18:59:42 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46170 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229747AbhKBW7l (ORCPT ); Tue, 2 Nov 2021 18:59:41 -0400 Received: from mail-qk1-x731.google.com (mail-qk1-x731.google.com [IPv6:2607:f8b0:4864:20::731]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D0574C061714; Tue, 2 Nov 2021 15:57:05 -0700 (PDT) Received: by mail-qk1-x731.google.com with SMTP id bq14so619517qkb.1; Tue, 02 Nov 2021 15:57:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=KIYisbZsaWO2J//hyz2WxZPwqBd239vjWte2s5yR2ys=; b=LL2bPORTmHw5LJecj4U/ZA0GNrmoo7CQe0IRKm7B8NabGS0i4Zmp0WLIxzChPUQSgq AeU4nFkaupYIQzpLkKphcy0RuzmbeMDUx/WuoBOWfIREIWo4U0JZ6Pm64KI7qQ+y7nLk T4++3+zUDvm2qtP5zFRZGvLElcEzTfyt1MBCpvx2/+jSTFkdzQbezCl9+pPU1/+3u7G3 xcEs7R/s00fiiXVExSt6uBoUu5jIr0z9FyfEzIke42ETx3Vt6QDOTBj3u6lo5a4NqpHt WdzG1aCWfdpxFqZX8Gk195mbhQTaar8LeuBmJv4Z6xUJPN0tGNh1333R7biHfaTBfRBH BFFA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=KIYisbZsaWO2J//hyz2WxZPwqBd239vjWte2s5yR2ys=; b=TjVURAReaeFzpJo+5LV2/eKJLZSdr6AyZLlad0nJdWe+lhxX8m3z2Vi1xHMkpDChAP 4weuO/5+tKuzyNRysTaICP71CTTmIwd1ru3n2vIWAagy/hq6frKLMPs6vJkx9o9YFaMW Sudrval11jgI3zBi9+2Pii4EkUfHIvf4Ayr57Wmx98gOHlN5XwCidYviLhjtXZXPsKLi u8Y7B7+yptBA8ze//bPufqD37HoMc52+GxUErDEob9Djg4wz1oEdnhuDac/ZeNja41Mz +LoaUFqtJEWzqpuQNUT0Ka9ltJRptj4QsCFm1LAUoArsvXc9Ss8mB3KxnPRu8fxusCrZ f2Cg== X-Gm-Message-State: AOAM532edoG564KhUgsX73dB3fh1VPme2QznttpqV8EDfSb2PE5QERsr M68fMm2khAEjlISgIG7DFKU= X-Received: by 2002:a05:620a:40c4:: with SMTP id g4mr25496206qko.14.1635893824295; Tue, 02 Nov 2021 15:57:04 -0700 (PDT) Received: from jesse-desktop.jtp-bos.lab (146-115-144-188.s4282.c3-0.nwt-cbr1.sbo-nwt.ma.cable.rcncustomer.com. [146.115.144.188]) by smtp.gmail.com with ESMTPSA id v19sm351222qtk.6.2021.11.02.15.57.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 02 Nov 2021 15:57:03 -0700 (PDT) From: Jesse Taube X-Google-Original-From: Jesse Taube To: linux-imx@nxp.com Cc: mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, ulf.hansson@linaro.org, aisheng.dong@nxp.com, stefan@agner.ch, linus.walleij@linaro.org, gregkh@linuxfoundation.org, arnd@arndb.de, olof@lixom.net, soc@kernel.org, linux@armlinux.org.uk, abel.vesa@nxp.com, adrian.hunter@intel.com, jirislaby@kernel.org, giulio.benetti@benettiengineering.com, nobuhiro1.iwamatsu@toshiba.co.jp, Mr.Bossman075@gmail.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org Subject: [PATCH v2 00/13] Add initial support for the i.MXRTxxxx SoC family starting from i.IMXRT1050 SoC. Date: Tue, 2 Nov 2021 18:56:48 -0400 Message-Id: <20211102225701.98944-1-Mr.Bossman075@gmail.com> X-Mailer: git-send-email 2.33.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patchset contains: - i.MXRT10xx family infrastructure - i.MXRT1050 pinctrl driver adaption - i.MXRT1050 clock driver adaption - i.MXRT1050 sd-card driver adaption - i.MXRT1050 uart driver adaption - i.MXRT1050-evk basic support The i.MXRTxxxx family that could have support by Linux actually spreads from i.MXRT1020 to i.MXRT1170 with the first one supporting 1 USB OTG & 100M ethernet with a cortex-M7@500Mhz up to the latter with i.MXRT1170 with cortex-M7@1Ghz and cortex-M4@400Mhz, 2MB of internal SRAM, 2D GPU, 2x 1Gb and 1x 100Mb ENET. The i.MXRT family is NXP's answer to STM32F7XX, as it uses only simple SDRAM, it gives the chance of a 4 or less layer PCBs. Seeing that these chips are comparable to the STM32F7XXs which have linux ported to them it seems reasonable to add support for them. Giving Linux support to this family should ease the development process, instead of using a RTOS they could use Embedded Linux allowing for more portability, ease of design and will broaden the scope of people using embedded linux. The EVK has very little SDRAM, generally 32MB starting from i.MXRT1020(the lowest P/N), although the i.MXRT1160/70 provide instead 64MB of SDRAM for more functionality. At the moment we do not support XIP for either u-boot or Linux but it should be done in the future. XIP will also save SDRAM. Another interesting fact is the amount of internal SRAM, as the P/N increases the SRAM will reach up to 2MB(some could be for cache and some would be for video). Also, some parts have embed flash of 4MB that can be used for u-boot/Linux, if both correctly sized it will leave the SDRAM free. External flash can be Quad SPI and HyperFlash, so throughput would be decent. The i.MXRT11xx series supports MIPI interface too. The family in general provide CAN bus, audio I/O, 1 or more USB(otg/host), 1 or more 100Mb/1Gb ethernet, camera interface, sd-card. All this can be used for simple GUIs, web-servers, point-of-sale stations, etc. Giulio Benetti (5): ARM: imx: add initial support for i.MXRT10xx family pinctrl: freescale: Add i.MXRT1050 pinctrl driver support dt-bindings: imx: Add clock binding for i.MXRT1050 ARM: dts: imx: add i.MXRT1050-EVK support ARM: imxrt_defconfig: add i.MXRT family defconfig Jesse Taube (8): dt-bindings: pinctrl: add i.MXRT1050 pinctrl binding doc ARM: dts: imxrt1050-pinfunc: Add pinctrl binding header dt-bindings: clock: imx: Add documentation for i.MXRT clock clk: imx: Add initial support for i.MXRT clock driver dt-bindings: serial: fsl-lpuart: add i.MXRT compatible tty: serial: fsl_lpuart: add i.MXRT support dt-bindings: mmc: fsl-imx-esdhc: add i.MXRT compatible string mmc: sdhci-esdhc-imx: Add sdhc support for i.MXRT series .../bindings/clock/imxrt-clock.yaml | 70 ++ .../bindings/mmc/fsl-imx-esdhc.yaml | 1 + .../bindings/pinctrl/fsl,imxrt1050.yaml | 83 ++ .../bindings/serial/fsl-lpuart.yaml | 1 + arch/arm/boot/dts/Makefile | 2 + arch/arm/boot/dts/imxrt1050-evk.dts | 89 ++ arch/arm/boot/dts/imxrt1050-pinfunc.h | 993 ++++++++++++++++++ arch/arm/boot/dts/imxrt1050.dtsi | 187 ++++ arch/arm/configs/imxrt_defconfig | 157 +++ arch/arm/mach-imx/Kconfig | 7 + arch/arm/mach-imx/Makefile | 2 + arch/arm/mach-imx/mach-imxrt.c | 19 + drivers/clk/imx/Kconfig | 4 + drivers/clk/imx/Makefile | 1 + drivers/clk/imx/clk-imxrt.c | 149 +++ drivers/mmc/host/sdhci-esdhc-imx.c | 7 + drivers/pinctrl/freescale/Kconfig | 7 + drivers/pinctrl/freescale/Makefile | 1 + drivers/pinctrl/freescale/pinctrl-imxrt1050.c | 349 ++++++ drivers/tty/serial/fsl_lpuart.c | 8 + include/dt-bindings/clock/imxrt1050-clock.h | 72 ++ 21 files changed, 2209 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/imxrt-clock.yaml create mode 100644 Documentation/devicetree/bindings/pinctrl/fsl,imxrt1050.yaml create mode 100644 arch/arm/boot/dts/imxrt1050-evk.dts create mode 100644 arch/arm/boot/dts/imxrt1050-pinfunc.h create mode 100644 arch/arm/boot/dts/imxrt1050.dtsi create mode 100644 arch/arm/configs/imxrt_defconfig create mode 100644 arch/arm/mach-imx/mach-imxrt.c create mode 100644 drivers/clk/imx/clk-imxrt.c create mode 100644 drivers/pinctrl/freescale/pinctrl-imxrt1050.c create mode 100644 include/dt-bindings/clock/imxrt1050-clock.h -- 2.33.1