Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp4781040pxb; Tue, 2 Nov 2021 15:58:19 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyH9gOdXO7IcPfbUDgqgrRk7UFAYYeGgHAv5qdf/e0JBhlKM3DcRq7wz8tCneLzGvrS1KKz X-Received: by 2002:a05:6e02:1a0a:: with SMTP id s10mr27812232ild.65.1635893899199; Tue, 02 Nov 2021 15:58:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635893899; cv=none; d=google.com; s=arc-20160816; b=gF22aRl3xf3cOXZn6AD4fDx46A611pAKTfDN7K+GJ8tlXs7csy7YoHTfnZISF3dHT3 zvPZcTNk/f+kAP7mm4ZL1CKmuhdjvAzYpnS/KqYNrsKkPee7zQga3Cg+qGXXG5fMM/FI C8BHl0my5BEfRGtTQGYydzqcV1/+mSx/BEkxqZtXxGeDs58jwfIPdEp+F6UuZblkf5S0 SUYcnZ1DNB5GDEo8BpJ+X6wwYPe9B3qdVZCVRko/2IwEiygCTXVjhuJ40XE+ZlNLboLu U7fthNIOb6hOceS4dKtoqxv5h2HlURVfn+3+G/XM7OkZKB5KcahF5SJ5Y8iEuKox5+os 39LQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Tf8G6SIOApaUaJO9pxLfwQw4yArH0WpJ7K2Fnq6jDtk=; b=dgWrtzmOxCj/gyGf/UuaxrFFQxi0X1a7ZjgyPPs5qxbC7rVN9ftwAoa2tiXCbHD/yw 73NYiW4bN9N/AFC08I2H6jbNNY8Sf3h69ruEDbMM5XKLwW3yR7DTMpcMOErw1TTOUfVj 3hXy/7SsWW6BBrWblNplfQ3I/18zZG3RfnfR72yYYiwiY5ppodJ0SmLnLsKLyFDcFmyk eIxQC1E+PEjjR2kw0jij0b9miaMI0ZfIxSB7PiB+ukFX4Ov6vv4W24pmrXFHs2V5xggT 6INN4gTWysPx7lko9VYynb7BnxMl1BwgCtXHTMQSbaO3Rt8f3D0yTN+wDv2S71rNSNM6 LI+g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=Tre6hYyr; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u8si521468ior.11.2021.11.02.15.58.07; Tue, 02 Nov 2021 15:58:19 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=Tre6hYyr; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231509AbhKBW7p (ORCPT + 99 others); Tue, 2 Nov 2021 18:59:45 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46172 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230299AbhKBW7l (ORCPT ); Tue, 2 Nov 2021 18:59:41 -0400 Received: from mail-qv1-xf35.google.com (mail-qv1-xf35.google.com [IPv6:2607:f8b0:4864:20::f35]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 875A5C061714; Tue, 2 Nov 2021 15:57:06 -0700 (PDT) Received: by mail-qv1-xf35.google.com with SMTP id b17so594910qvl.9; Tue, 02 Nov 2021 15:57:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Tf8G6SIOApaUaJO9pxLfwQw4yArH0WpJ7K2Fnq6jDtk=; b=Tre6hYyrdHJVK2yOzhxQyvNB6DmIhoAUYAfZnVqL6MkvLaL4Cc5QsbbuAz2OfHj5ta nriXAmirrdWLw9JlmZbxJ9hoykd7fpTBOykNo5D6mco7JKiJpWmDSPJXeWCjOOSEirdD 9LM3lzaq0w1t6K+226UqDOPcJKQSA0jTriAEb55dYri7gnoNPp0u1yCApdSihSqluYeH 0kpdcT1kkdCutOGtVcjmAVXJNxU6KUgD52/7eSUqIJ2jQqQ1UkLdWRACRWiCRWOxmFLL NKbgZuH7PSOK2ptvoUkJmn+fBMYzdL8Fnyqj+FFSm8ePvO8+/3fMiQyJOVAmO6q3N7oH hFMw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Tf8G6SIOApaUaJO9pxLfwQw4yArH0WpJ7K2Fnq6jDtk=; b=7xSbVAY8PuLekFWLJ3GGdSIau4gig6ynOE0v9XIw4teEFDkiUT76AmjqprrcF1eMVp LmV1eWtUmpytyWEieRutizRsyfFyvYakZEkp5wy/C2C27tAW2NQ9olrwB6BCufoiir08 N53+FA4bAxiSc6kgEp5haz5KOPT+/5YEllpHonbQio9HyZuRyxvR2znoFZ1nM/g6i610 S2ma+JJK6A1AwGS8T7vB1Gio/kGeF5LL7hNPX/cBjZ/9ODUx3kHicxStWCqtM8W8Ho6y O3UyUwr/VTNqbVaWJu2CMgqEFJugtsYS6ETnawEuBuyq3iHvWJCJlYz4fHigajAoxLBT AYLA== X-Gm-Message-State: AOAM533UVwDAcuSQPh52tts9Ma1xqeyKcDkEPtTJI1CSQ4flbzbwTtW0 jXZnPp3BNGRd21XqlLDjA5s= X-Received: by 2002:ac8:5d86:: with SMTP id d6mr41050726qtx.194.1635893825698; Tue, 02 Nov 2021 15:57:05 -0700 (PDT) Received: from jesse-desktop.jtp-bos.lab (146-115-144-188.s4282.c3-0.nwt-cbr1.sbo-nwt.ma.cable.rcncustomer.com. [146.115.144.188]) by smtp.gmail.com with ESMTPSA id v19sm351222qtk.6.2021.11.02.15.57.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 02 Nov 2021 15:57:05 -0700 (PDT) From: Jesse Taube X-Google-Original-From: Jesse Taube To: linux-imx@nxp.com Cc: mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, ulf.hansson@linaro.org, aisheng.dong@nxp.com, stefan@agner.ch, linus.walleij@linaro.org, gregkh@linuxfoundation.org, arnd@arndb.de, olof@lixom.net, soc@kernel.org, linux@armlinux.org.uk, abel.vesa@nxp.com, adrian.hunter@intel.com, jirislaby@kernel.org, giulio.benetti@benettiengineering.com, nobuhiro1.iwamatsu@toshiba.co.jp, Mr.Bossman075@gmail.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org Subject: [PATCH v2 01/13] ARM: imx: add initial support for i.MXRT10xx family Date: Tue, 2 Nov 2021 18:56:49 -0400 Message-Id: <20211102225701.98944-2-Mr.Bossman075@gmail.com> X-Mailer: git-send-email 2.33.1 In-Reply-To: <20211102225701.98944-1-Mr.Bossman075@gmail.com> References: <20211102225701.98944-1-Mr.Bossman075@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Giulio Benetti The i.MXRT10xx family of processors features NXP's implementation of the Arm Cortex-M7 core and in some case the Arm Cortex-M4 core too. This patch aims to add an initial support for imxrt. Signed-off-by: Giulio Benetti Signed-off-by: Jesse Taube [Jesse: removed SOC_IMXRT's 'depends on ARCH_MULTI_V7' and 'select ARM_GIC if ARCH_MULTI_V7'] --- V1->V2: * Remove depends ARCH_MULTI_V7 * Remove select PINCTRL_IMXRT * Change commit description --- arch/arm/mach-imx/Kconfig | 7 +++++++ arch/arm/mach-imx/Makefile | 2 ++ arch/arm/mach-imx/mach-imxrt.c | 19 +++++++++++++++++++ 3 files changed, 28 insertions(+) create mode 100644 arch/arm/mach-imx/mach-imxrt.c diff --git a/arch/arm/mach-imx/Kconfig b/arch/arm/mach-imx/Kconfig index b407b024dde3..5ad3a8b9b4b6 100644 --- a/arch/arm/mach-imx/Kconfig +++ b/arch/arm/mach-imx/Kconfig @@ -239,6 +239,13 @@ config SOC_IMX7ULP help This enables support for Freescale i.MX7 Ultra Low Power processor. +config SOC_IMXRT + bool "i.MXRT support" + depends on ARM_SINGLE_ARMV7M + select ARMV7M_SYSTICK if ARM_SINGLE_ARMV7M + help + This enables support for Freescale i.MXRT Crossover processor. + config SOC_VF610 bool "Vybrid Family VF610 support" select ARM_GIC if ARCH_MULTI_V7 diff --git a/arch/arm/mach-imx/Makefile b/arch/arm/mach-imx/Makefile index d1506ef7a537..3b1145722a44 100644 --- a/arch/arm/mach-imx/Makefile +++ b/arch/arm/mach-imx/Makefile @@ -65,6 +65,8 @@ obj-$(CONFIG_SOC_IMX50) += mach-imx50.o obj-$(CONFIG_SOC_IMX51) += mach-imx51.o obj-$(CONFIG_SOC_IMX53) += mach-imx53.o +obj-$(CONFIG_SOC_IMXRT) += mach-imxrt.o + obj-$(CONFIG_SOC_VF610) += mach-vf610.o obj-$(CONFIG_SOC_LS1021A) += mach-ls1021a.o diff --git a/arch/arm/mach-imx/mach-imxrt.c b/arch/arm/mach-imx/mach-imxrt.c new file mode 100644 index 000000000000..2063a3059c84 --- /dev/null +++ b/arch/arm/mach-imx/mach-imxrt.c @@ -0,0 +1,19 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2019 + * Author(s): Giulio Benetti + */ + +#include +#include +#include + +static const char *const imxrt_compat[] __initconst = { + "fsl,imxrt1050", + NULL +}; + +DT_MACHINE_START(IMXRTDT, "IMXRT (Device Tree Support)") + .dt_compat = imxrt_compat, + .restart = armv7m_restart, +MACHINE_END -- 2.33.1