Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp591793pxb; Wed, 3 Nov 2021 09:07:22 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxqlTsBpgIdvzN98vTLosKTrt3sYhlaPpaUnFvPtDQKdcSFaGS8j+5zN624KrVX49h0XQ0T X-Received: by 2002:a05:6602:2dca:: with SMTP id l10mr16012884iow.76.1635955642375; Wed, 03 Nov 2021 09:07:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635955642; cv=none; d=google.com; s=arc-20160816; b=Lh4CAk+4NHCJh5l9E9nSFh/1/IL6O1909Z6Q5dxVzs9PbrlhoUoe9MxzNEEy1S0tAw DgmrvjUfYFTsXUJyjo+lrSKNwU1S1ryvuNRSNVFTlBTjZ03Sf4E8AN0RzZOqdtA0w0bE qPFe0ZQ0PwAs5LEk0In+Si0aLg833PQJDv+jYE2XKCCoGIMTJ7BdhDbWYMeH8iLuhN/L T6qJ703HG3zyq03I+zJhgDp/PrSpEPQtywXOKvbOn7SUb4WM2ogTwX1qQiAudbabkMG4 7b4cMR2ueMD9QQ5n9icS+fflWNGSES06wr3Aa7vdzkIHtLKhgGScYro7f16IDuCeczsc c+rg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:date:subject:cc:to:from; bh=6G4Y1MBXAQeQJKK/rja5fkPDbAHBGFe7E6srkboTCx8=; b=ldOEIRFGW0PewUW6+Qj8TYIItCl60/MEgYsUCxRKmjd7JZIy3z4BufqQraWXzSezf5 15N9fX7j7YaycxpbU2c+5bck3RFqvd/aRYDfnQCG0NWABHXM3iKAR2VuvpDLcCaJoM9X NON/UY7vT9oeiE3LvEUHhY1W/77+owssIBqZoL1AlDDdYK5pp3CsgVMk2ze6lIIOhKaY O9veIm1xyROX3KaMHRFDcZuV/eCB8ppYuvpYR9xbPxnOGWW4uQuo4AC7e2KXNddEyFUI SEPK9YU9/+ZwsQYWMDKN72I6Glh3bdK+4iz3lO9v69hq4Skht58HRQRr/rF5ETcyI3Eh 9yGg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id t2si3714455jam.80.2021.11.03.09.07.09; Wed, 03 Nov 2021 09:07:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232495AbhKCQI1 (ORCPT + 99 others); Wed, 3 Nov 2021 12:08:27 -0400 Received: from relmlor2.renesas.com ([210.160.252.172]:30912 "EHLO relmlie6.idc.renesas.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S232509AbhKCQIV (ORCPT ); Wed, 3 Nov 2021 12:08:21 -0400 X-IronPort-AV: E=Sophos;i="5.87,206,1631545200"; d="scan'208";a="99375206" Received: from unknown (HELO relmlir6.idc.renesas.com) ([10.200.68.152]) by relmlie6.idc.renesas.com with ESMTP; 04 Nov 2021 01:05:43 +0900 Received: from localhost.localdomain (unknown [10.226.36.204]) by relmlir6.idc.renesas.com (Postfix) with ESMTP id 504B040183E2; Thu, 4 Nov 2021 01:05:41 +0900 (JST) From: Lad Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org Cc: linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Lad Prabhakar Subject: [PATCH] clk: renesas: r9a07g044: Add clock and reset entry for SCI1 Date: Wed, 3 Nov 2021 16:05:37 +0000 Message-Id: <20211103160537.32253-1-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.17.1 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add clock and reset entry for SCI1 interface. Signed-off-by: Lad Prabhakar Reviewed-by: Biju Das --- drivers/clk/renesas/r9a07g044-cpg.c | 3 +++ 1 file changed, 3 insertions(+) diff --git a/drivers/clk/renesas/r9a07g044-cpg.c b/drivers/clk/renesas/r9a07g044-cpg.c index 47c16265fca9..463b658a0c54 100644 --- a/drivers/clk/renesas/r9a07g044-cpg.c +++ b/drivers/clk/renesas/r9a07g044-cpg.c @@ -217,6 +217,8 @@ static struct rzg2l_mod_clk r9a07g044_mod_clks[] = { 0x584, 4), DEF_MOD("sci0", R9A07G044_SCI0_CLKP, R9A07G044_CLK_P0, 0x588, 0), + DEF_MOD("sci1", R9A07G044_SCI1_CLKP, R9A07G044_CLK_P0, + 0x588, 1), DEF_MOD("canfd", R9A07G044_CANFD_PCLK, R9A07G044_CLK_P0, 0x594, 0), DEF_MOD("gpio", R9A07G044_GPIO_HCLK, R9A07G044_OSCCLK, @@ -256,6 +258,7 @@ static struct rzg2l_reset r9a07g044_resets[] = { DEF_RST(R9A07G044_SCIF3_RST_SYSTEM_N, 0x884, 3), DEF_RST(R9A07G044_SCIF4_RST_SYSTEM_N, 0x884, 4), DEF_RST(R9A07G044_SCI0_RST, 0x888, 0), + DEF_RST(R9A07G044_SCI1_RST, 0x888, 1), DEF_RST(R9A07G044_CANFD_RSTP_N, 0x894, 0), DEF_RST(R9A07G044_CANFD_RSTC_N, 0x894, 1), DEF_RST(R9A07G044_GPIO_RSTN, 0x898, 0), -- 2.17.1