Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp854819pxb; Wed, 3 Nov 2021 13:35:42 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwudp+QGjMmkniCu88igFHQDYwUmrGSAN6M6DEyQnOlqf2HQTOFsQXzn5B7JIQQoHYX1wwj X-Received: by 2002:a05:6638:1687:: with SMTP id f7mr602429jat.96.1635971742057; Wed, 03 Nov 2021 13:35:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635971742; cv=none; d=google.com; s=arc-20160816; b=02pGL9sBWEKOEjLufBsYE04u06pXJH4trYkKLtvIV35lp8VYCcTdQ/YiSCslD1H70M OsdQ0UpdRwgNRB7U/uiv3nkImNgltk43JeKnSOvVpEBUW8YEPxVgVVux8xgD6UlyIMCw DP8e15rWlZjX6IyV9VZ48Xn9KJcrba4yt3sh9XZuVdCztOYGrf2jszzg69wMiu7+14tp xg4gx/Xu21+TQZB0F8dz1QrDp1P1rx6deIx52s5nG0Qd0p+glRkLb3igj15qyXySI84C 61qMGEtOoh7t2Ig16Xnvr187qBTsQhSoZlopDc99kMLOHb/0c9DIoSxgzvDY5znn6FIm dQ4Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=yInAWWmX6IbmZJ/wlq7G3j0MiE3+bSNug2mSaBSOXp8=; b=eqIyOMeIyPtnPsbPUSDvaXJd53acTMV62uj+LwYT+BA5z8nmeVvDJ//IPSg9Rpw4Ej d+Bw43vvRALI67FYCr8F93Pftcq5b3HUV41RJZnUSjdgRNXUpiv8mgVqJJEDMcRJqe2D Ec7+GXZEMUKJRuoIqL2xbjx1z/vxnQ61gHAUrTzBTvVIdLD6QPiXpdULCKOhO/3N5zmI cOI+vyeYJidGAQzJDWHBWVrN8wFYz7927/Lsjyhg/UaHtZWXJeJdUWbQC6ZG6dHW0pS9 dS8eWeT7zr/nxW/kdKh6WYV3wVEe1251FXrdpyr5REBg0sLNf7ToqLM/haldjj6msOIZ 0B8Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel-com.20210112.gappssmtp.com header.s=20210112 header.b="76cN/dMP"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g9si6470201iow.41.2021.11.03.13.35.30; Wed, 03 Nov 2021 13:35:42 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@intel-com.20210112.gappssmtp.com header.s=20210112 header.b="76cN/dMP"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230198AbhKCUgs (ORCPT + 99 others); Wed, 3 Nov 2021 16:36:48 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57420 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230395AbhKCUgp (ORCPT ); Wed, 3 Nov 2021 16:36:45 -0400 Received: from mail-pl1-x62e.google.com (mail-pl1-x62e.google.com [IPv6:2607:f8b0:4864:20::62e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9571BC061205 for ; Wed, 3 Nov 2021 13:34:08 -0700 (PDT) Received: by mail-pl1-x62e.google.com with SMTP id p18so3446591plf.13 for ; Wed, 03 Nov 2021 13:34:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel-com.20210112.gappssmtp.com; s=20210112; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=yInAWWmX6IbmZJ/wlq7G3j0MiE3+bSNug2mSaBSOXp8=; b=76cN/dMP7BqwBLUJnpcvyKqVcG+CC88CrdxlxKbuWcqgSNC4iPTXsV5pEiM/szthaN Xo89SOuuPuU5YXp+WcuZ7SKey/WjFrMFEsRcbrumh+FON7X9feOrs8wybo/qwPSQmfa3 towr9do08xJMA1zWOME1jqPr3A7hxpwtRbDrM1SInoR0fsYb7PLlPGkUhsefH52nHFwO TVwBYtIuUDXEdU3dCPmJVGhNoO7PsHy0XvRS6W8OZhZcXv6RWtmKPrCPEmoZLTI+a1Oo qWr6rSOMVbiRYE8S0AYAKP1ze/0ZLmJst3S16f7RqQsq0qA65YaSBt0SYocldMoku4dm 5CAQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=yInAWWmX6IbmZJ/wlq7G3j0MiE3+bSNug2mSaBSOXp8=; b=2jY0Vg6j8Jj7pFOOI8/ONu/XpUeg2LlskBV064nSwedJ4nNDqnu0wLecK1iWAG4tzJ 8WIYTX7faPYXx0eLj4T9sT6A99PtB9fyLe809YThkV1QmO7cz0YLTQ4BO8XUyeSc5bcA Yo1l+iU9ODiSZyTDDoPMnnTAg0YNevEEEY60iZ4UeT5nyJ7XXHFO5jV+u4rTIAqqIy0/ NTs75IRyvIjVgPB9uUpVXmB2LpYOnMKHdsX/LmPw56o/2VBDfuztUoVi+5Tkgp7cMMzc T6zclI7ZBig7UjyxQgmvTvIXx6oQpYp/uhI4oW35gMezwSIeI1kfJkc0kQeCi8IaTKD8 Rm6Q== X-Gm-Message-State: AOAM533LJ9iLVGGuL/i2ryohdbeKf01nD/FR92Mb1sJ965yRfDmkotvp lTD4eEEY5AcIxJv13tgvxECSUSoxLi7rZNvBVvEGIA== X-Received: by 2002:a17:90b:350f:: with SMTP id ls15mr17053980pjb.220.1635971648063; Wed, 03 Nov 2021 13:34:08 -0700 (PDT) MIME-Version: 1.0 References: <20211021001059.438843-1-jane.chu@oracle.com> <2102a2e6-c543-2557-28a2-8b0bdc470855@oracle.com> <20211028002451.GB2237511@magnolia> In-Reply-To: From: Dan Williams Date: Wed, 3 Nov 2021 13:33:58 -0700 Message-ID: Subject: Re: [dm-devel] [PATCH 0/6] dax poison recovery with RWF_RECOVERY_DATA flag To: Christoph Hellwig Cc: "Darrick J. Wong" , Jane Chu , "david@fromorbit.com" , "vishal.l.verma@intel.com" , "dave.jiang@intel.com" , "agk@redhat.com" , "snitzer@redhat.com" , "dm-devel@redhat.com" , "ira.weiny@intel.com" , "willy@infradead.org" , "vgoyal@redhat.com" , "linux-fsdevel@vger.kernel.org" , "nvdimm@lists.linux.dev" , "linux-kernel@vger.kernel.org" , "linux-xfs@vger.kernel.org" Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Nov 3, 2021 at 9:58 AM Christoph Hellwig wrote: > > On Tue, Nov 02, 2021 at 12:57:10PM -0700, Dan Williams wrote: > > This goes back to one of the original DAX concerns of wanting a kernel > > library for coordinating PMEM mmap I/O vs leaving userspace to wrap > > PMEM semantics on top of a DAX mapping. The problem is that mmap-I/O > > has this error-handling-API issue whether it is a DAX mapping or not. > > Semantics of writes through shared mmaps are a nightmare. Agreed, > including agreeing that this is neither new nor pmem specific. But > it also has absolutely nothing to do with the new RWF_ flag. Ok. > > CONFIG_ARCH_SUPPORTS_MEMORY_FAILURE implies that processes will > > receive SIGBUS + BUS_MCEERR_A{R,O} when memory failure is signalled > > and then rely on readv(2)/writev(2) to recover. Do you see a readily > > available way to improve upon that model without CPU instruction > > changes? Even with CPU instructions changes, do you think it could > > improve much upon the model of interrupting the process when a load > > instruction aborts? > > The "only" think we need is something like the exception table we > use in the kernel for the uaccess helpers (and the new _nofault > kernel access helper). But I suspect refitting that into userspace > environments is probably non-trivial. Is the exception table requirement not already fulfilled by: sigaction(SIGBUS, &act, 0); ... if (sigsetjmp(sj_env, 1)) { ... ...but yes, that's awkward when all you want is an error return from a copy operation. For _nofault I'll note that on the kernel side Linus was explicit about not mixing fault handling and memory error exception handling in the same accessor. That's why copy_mc_to_kernel() and copy_{to,from}_kernel_nofault() are distinct. I only say that to probe deeper about what a "copy_mc()" looks like in userspace? Perhaps an interface to suppress SIGBUS generation and register a ring buffer that gets filled with error-event records encountered over a given MMAP I/O code sequence? > > I do agree with you that DAX needs to separate itself from block, but > > I don't think it follows that DAX also needs to separate itself from > > readv/writev for when a kernel slow-path needs to get involved because > > mmap I/O (just CPU instructions) does not have the proper semantics. > > Even if you got one of the ARCH_SUPPORTS_MEMORY_FAILURE to implement > > those semantics in new / augmented CPU instructions you will likely > > not get all of them to move and certainly not in any near term > > timeframe, so the kernel path will be around indefinitely. > > I think you misunderstood me. I don't think pmem needs to be > decoupled from the read/write path. But I'm very skeptical of adding > a new flag to the common read/write path for the special workaround > that a plain old write will not actually clear errors unlike every > other store interfac. Ah, ok, yes, I agree with you there that needing to redirect writes to a platform firmware call to clear errors, and notify the device that its error-list has changed is exceedingly awkward. That said, even if the device-side error-list auto-updated on write (like the promise of MOVDIR64B) there's still the question about when to do management on the software error lists in the driver and/or filesytem. I.e. given that XFS at least wants to be aware of the error lists for block allocation and "list errors" type features. More below... > > Meanwhile, I think RWF_RECOVER_DATA is generically useful for other > > storage besides PMEM and helps storage-drivers do better than large > > blast radius "I/O error" completions with no other recourse. > > How? Hasn't this been a perennial topic at LSF/MM, i.e. how to get an interface for the filesystem to request "try harder" to return data? If the device has a recovery slow-path, or error tracking granularity is smaller than the I/O size, then RWF_RECOVER_DATA gives the device/driver leeway to do better than the typical fast path. For writes though, I can only come up with the use case of this being a signal to the driver to take the opportunity to do error-list management relative to the incoming write data. However, if signaling that "now is the time to update error-lists" is the requirement, I imagine the @kaddr returned from dax_direct_access() could be made to point to an unmapped address representing the poisoned page. Then, arrange for a pmem-driver fault handler to emulate the copy operation and do the slow path updates that would otherwise have been gated by RWF_RECOVER_DATA. Although, I'm not excited about teaching every PMEM arch's fault handler about this new source of kernel faults. Other ideas? RWF_RECOVER_DATA still seems the most viable / cleanest option, but I'm willing to do what it takes to move this error management capability forward.