Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp1465848pxb; Thu, 4 Nov 2021 02:50:00 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzro0eBIade7bwtiD8G/0UnZisjS/vI/ShpDShhlCVu0mYmUY2XxoiCYg0eDyLZlFUMHOCy X-Received: by 2002:a17:906:b84f:: with SMTP id ga15mr13972752ejb.4.1636019400243; Thu, 04 Nov 2021 02:50:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1636019400; cv=none; d=google.com; s=arc-20160816; b=j8E2ORLq4o7desZRCQm8J7XJfNZsg9H77i5rAQMBiY+YO4KBuIxv5+Gc7hIVOgIfQg 6YjRbqi1JTGcSr261jlyE7XrYHEHDn7WXfWZ6RfAfES88oO2n1bP+95RLOHGI2YMAV/2 tpro8RwGDa1VEx6rDp9NqS19hjr6Rl5MoYhXyWL6UBvMJfvXPmx3x1SrgzPjAsg+Fsh0 8NU5l3GVsrO/vwQL6AWSQ4EcWUnF2RPPfi6HswUeFOkj3Y5Q64HVVW9LH4r1hoaCcutz 6XSDJt12BqIrNnLiZ8FYnTu/mlwY2RkM5qGD/Hs3cH3wonIEgnzzY+5SA+kOFhmy7wVY NiMw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=cwzzLUvc5mdE9NZdcAYm/Xmsc77CtX/mrIxYPpoXkqA=; b=ZUo9G+7zW2At0yOLjBFLo0nHHokbGxP+umrbfBdXc0VoP1wTTN1aY8qRgqvBQI2Bnd e/TooJlo6JPz6ohpyoQ6tLaAqn97b192Wd7tbyR6hpp7jZwegrH8tUF+UB8yPjmI23ra MnNpvsWdT5ybqDw/08ydwMoDM8H8aLBVD2YaQ+0cssdgw0/ORLdkJwPKlZz5GHllYMz1 VPSjicPGQHjAJoNdyD/WyyTz2zdPyyVB/gayGAizRtHMeZuWmWiyfb9BsGJVppPDCNxr oh3+S4OckrqGmKkmnRGKKvhem74QODE7z2N+mwM1M4gz0huyTwS86dxINZ6xC8PWcj9D 68zw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h12si12121731edb.400.2021.11.04.02.49.36; Thu, 04 Nov 2021 02:50:00 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231248AbhKDJrl (ORCPT + 99 others); Thu, 4 Nov 2021 05:47:41 -0400 Received: from foss.arm.com ([217.140.110.172]:45546 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231215AbhKDJrk (ORCPT ); Thu, 4 Nov 2021 05:47:40 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id DDD441063; Thu, 4 Nov 2021 02:45:02 -0700 (PDT) Received: from C02TD0UTHF1T.local (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 452CC3F719; Thu, 4 Nov 2021 02:45:00 -0700 (PDT) Date: Thu, 4 Nov 2021 09:44:53 +0000 From: Mark Rutland To: Youngmin Nam Cc: Krzysztof Kozlowski , will@kernel.org, daniel.lezcano@linaro.org, tglx@linutronix.de, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, pullip.cho@samsung.com, hoony.yu@samsung.com, hajun.sung@samsung.com, myung-su.cha@samsung.com, kgene@kernel.org Subject: Re: [PATCH v2 1/2] clocksource/drivers/exynos_mct_v2: introduce Exynos MCT version 2 driver for next Exynos SoC Message-ID: <20211104094453.GA58798@C02TD0UTHF1T.local> References: <20211102001122.27516-2-youngmin.nam@samsung.com> <20211102102802.GA16545@C02TD0UTHF1T.local> <20211103000945.GA48132@perf> <83f6574b-bbab-f0c3-7198-f773c3dcfc63@canonical.com> <20211103092444.GA7013@perf> <20211103095727.GA19093@perf> <20211103100407.GA35817@C02TD0UTHF1T.local> <20211104002102.GA29618@perf> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20211104002102.GA29618@perf> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, On Thu, Nov 04, 2021 at 09:21:02AM +0900, Youngmin Nam wrote: > On Wed, Nov 03, 2021 at 10:04:18AM +0000, Mark Rutland wrote: > > On Wed, Nov 03, 2021 at 06:57:28PM +0900, Youngmin Nam wrote: > > > On Wed, Nov 03, 2021 at 10:04:36AM +0100, Krzysztof Kozlowski wrote: > > > > On 03/11/2021 10:24, Youngmin Nam wrote: > > > > > On Wed, Nov 03, 2021 at 09:18:07AM +0100, Krzysztof Kozlowski wrote: > > > > >> On 03/11/2021 01:09, Youngmin Nam wrote: > > > > >>> On Tue, Nov 02, 2021 at 10:28:10AM +0000, Mark Rutland wrote: > > > > >>>> Previously Will asked you to try CLOCK_EVT_FEAT_PERCPU here, and to set > > > > >>>> the C3STOP flag on the arch timer via the DT when necessary, rather than > > > > >>>> trying to override the arch timer like this: > > > > >>> Yes, I believe Will's suggestion definitely will work. > > > So, how about we control timer rating value with DT ? > > > Of course the default rating value should be lower than arm arch timer's. > > > Do you agree with this? > > > > No; placing a rating value in the DT is a hack. That should *not* live > > in the DT because it's linux-internal detail and not a description of > > the HW. > > So, how do we use MCTv2 only for clock event device if there are some > limitations caused by SoC design implemention ? What limitations? Are you thinking of a known issue, or just in case there is a bug in future HW? If there is a problem, we'll need to describe that in the DT somehow, and we need to know speciifcally what that limitation is. Above you said that Will's suggestion will definitely work, which implies no such limitations. Thanks, Mark.