Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp5214158pxb; Sun, 7 Nov 2021 07:31:33 -0800 (PST) X-Google-Smtp-Source: ABdhPJxsxaqYAgY5mk2uY5YEOgSXInc0XWS45Lb0tbRvnrv3TBABnxQmX4IOGT0VZbFdlMN73Krf X-Received: by 2002:a05:6638:3722:: with SMTP id k34mr19488212jav.57.1636299093544; Sun, 07 Nov 2021 07:31:33 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1636299093; cv=none; d=google.com; s=arc-20160816; b=aDgFvC9akWkhavferadi7/HWVvSt6OTZI55ihtcrGq4TYKeSfgVZoq+sDHIbMI/gXK Ul9Y/sSTLANOXEN47uRVmmul+GZejZgLLeiC780LgKQMS3PCpmm6KGSvh87E7UGBxq9L cHRh4z1hoN1frNDB7tGhWTEbKqH3EtePcR8z9+1MziuGpsQuqBMes1DfSGQm5Mn7rJsq CISoUmSffurgtILHi+Ly3CVW/Y54yTv2FXeNCGmk7XfrlMDysX0oV0bXtBa5T59epZGj Fv4MRTsFxuPXatVLGv/1qYeG17h19lGq/A0MT2ZGxg3aMMYvUfd1XcwV64zf849AI3YF pu1w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=OJp/wZiERGVBUU7HIuspGPpojRpXm2e3BfdSR6ZgDTc=; b=vI/TP4HyhRt/xvriBjvA232z31dc5u0rTjShz/ZMoYHxXsDVniyQL+eCeNDUuO4g+8 37FxssP0PFqV2LOCaCH/AKjrNtkkjPv/ktZDd3ey6Jp+bB4ODYB4qIVvSzFi9+sQATw2 6ECwK44r8JGv0o/f2m5juBFpR2upNfwTblfKi2DuH2bODRYfoblpKejxBInmMMkwP9A8 gKPnfuhc0jtAoLX1+hOb8yhRY7OXQKohK0eEmu9fp1Y4HMiKJIA0BCraQbUfP5ruNJ57 IPbBRph0n0FYMvhoyWNLAQgd4JVs2XNbEVbbwzncfD90Sus2W4lOVQgTKjciFRFrHynt +c9g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=PP0yCHrP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w30si25372000jal.3.2021.11.07.07.31.18; Sun, 07 Nov 2021 07:31:33 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=PP0yCHrP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235099AbhKGHow (ORCPT + 99 others); Sun, 7 Nov 2021 02:44:52 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57704 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235004AbhKGHos (ORCPT ); Sun, 7 Nov 2021 02:44:48 -0500 Received: from mail-wm1-x32a.google.com (mail-wm1-x32a.google.com [IPv6:2a00:1450:4864:20::32a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2F2FCC061570; Sun, 7 Nov 2021 00:42:06 -0700 (PDT) Received: by mail-wm1-x32a.google.com with SMTP id 71so10491958wma.4; Sun, 07 Nov 2021 00:42:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=OJp/wZiERGVBUU7HIuspGPpojRpXm2e3BfdSR6ZgDTc=; b=PP0yCHrPUsuBD3zKIXVoPdLYQJwcdFQrEACEv/HmWaSTnmRGe8xw3bBQFxKu0b7bVM NwhbsiTtmfhpQJqjjSeCdRpQVyFv3hXUgFIjkmrhqfuHGEOQcVT4IxYA1TN087pJjcve /bGSpiYgYrnscBv8HLgh8fa5tk7/7cOWIc0dKwm+ebIRp/h4+22jDt9O2SD+RjmYAOu2 ygI/iD9fBxr/YIpx8zDtbmdJ/861DXBC5wFg7kWcUYeL4SUOHbqQPnZ5ZZkN3oroe8LK IZgcT1GyPDXVgeJXGpWlUNAQMywhrtHXpg+zRB9hv9yyqEpd+gQZWLJsxZnf7/7mbGMv cJ3Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=OJp/wZiERGVBUU7HIuspGPpojRpXm2e3BfdSR6ZgDTc=; b=RMYG8G0Y7fXlIpNwaRsNHIFn59nHdLWEc4X9mJssLfrvCCtsJZkMeVD+9dYLjA/s34 SFTHDwzseN/nDInmxupazHe3VRu9x963tB4U+E4P09Y8nYbjsAEWSGauXhJU3qSGKD1U Jbx5ei8Qat3YWD0exYAjH+YV7BP/UlpF2Z4TH70ua8k+yVB03tb7LEoSufasNkfHOfGG 4BPWtWFtuv3hdb+fKMPfRKNOIgdDK/WPAHufzTd4HNCUPVLzxSleRTu0E9Cq7udjIga/ Ei2QIdoBpUR/Z+lt2IcEamEr23ZOQIDvaODAa7XkOUj+A9oYilxI1EIwl3HquwCbVtYJ +JuA== X-Gm-Message-State: AOAM530WkQzRy0QXYWsWUeA71S1xx/jQdYcnRZpHCcCA0t/Eu3zqasTP PvAiHkZlnH+EgFtsAjgJ+rFyquVH2AxiFw== X-Received: by 2002:a7b:c084:: with SMTP id r4mr45972882wmh.117.1636270924550; Sun, 07 Nov 2021 00:42:04 -0700 (PDT) Received: from localhost.localdomain (252.red-83-54-181.dynamicip.rima-tde.net. [83.54.181.252]) by smtp.gmail.com with ESMTPSA id e12sm15353352wrq.20.2021.11.07.00.42.03 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Sun, 07 Nov 2021 00:42:04 -0700 (PDT) From: Sergio Paracuellos To: linux-clk@vger.kernel.org Cc: linux-kernel@vger.kernel.org, sboyd@kernel.org, john@phrozen.org, linux-staging@lists.linux.dev, gregkh@linuxfoundation.org, neil@brown.name, Rob Herring Subject: [PATCH v5 2/4] dt-bindings: clock: mediatek,mt7621-sysc: add '#reset-cells' property Date: Sun, 7 Nov 2021 08:41:58 +0100 Message-Id: <20211107074200.18911-3-sergio.paracuellos@gmail.com> X-Mailer: git-send-email 2.33.0 In-Reply-To: <20211107074200.18911-1-sergio.paracuellos@gmail.com> References: <20211107074200.18911-1-sergio.paracuellos@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Make system controller a reset provider for all the peripherals in the MT7621 SoC adding '#reset-cells' property. Acked-by: Rob Herring Signed-off-by: Sergio Paracuellos --- .../bindings/clock/mediatek,mt7621-sysc.yaml | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/mediatek,mt7621-sysc.yaml b/Documentation/devicetree/bindings/clock/mediatek,mt7621-sysc.yaml index 915f84efd763..0c0b0ae5e2ac 100644 --- a/Documentation/devicetree/bindings/clock/mediatek,mt7621-sysc.yaml +++ b/Documentation/devicetree/bindings/clock/mediatek,mt7621-sysc.yaml @@ -22,6 +22,11 @@ description: | The clocks are provided inside a system controller node. + This node is also a reset provider for all the peripherals. + + Reset related bits are defined in: + [2]: . + properties: compatible: items: @@ -37,6 +42,12 @@ properties: clocks. const: 1 + "#reset-cells": + description: + The first cell indicates the reset bit within the register, see + [2] for available resets. + const: 1 + ralink,memctl: $ref: /schemas/types.yaml#/definitions/phandle description: @@ -61,6 +72,7 @@ examples: compatible = "mediatek,mt7621-sysc", "syscon"; reg = <0x0 0x100>; #clock-cells = <1>; + #reset-cells = <1>; ralink,memctl = <&memc>; clock-output-names = "xtal", "cpu", "bus", "50m", "125m", "150m", -- 2.33.0