Received: by 2002:a05:6a10:8395:0:0:0:0 with SMTP id n21csp362044pxh; Tue, 9 Nov 2021 11:57:08 -0800 (PST) X-Google-Smtp-Source: ABdhPJyP9ZaC82XAtsiJSItBIw+yTWxUNV5aqG/GIqnhBWnoOVPtmRJ986Sx6qJfQtieHehVzaHT X-Received: by 2002:a02:7105:: with SMTP id n5mr7875806jac.64.1636487828587; Tue, 09 Nov 2021 11:57:08 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1636487828; cv=none; d=google.com; s=arc-20160816; b=LzbogUehrctmnUs3CH+RpimO998itCyxLord7dFhn/qdOkTlX1tqyAFEdm21I5i1DH gGnIk1n1T8zbUwof9BSXtG2VllaNKbEkLO62nmU30CbGyVZUp5RW2Kfw0fbqv+VP4AVT AZ0JcARntpCdeetZehrRD9YQDd0x85lo9j+dYkKJFR2LeWuoeIaOdZFJ7+j6bUfpWlZo kfqM44d5AR+gZB9zHdAGwPPNZyZ8WnLpgq86EYkjjhqqpxFzcdBa2UPa5QY2nkD0Tb4U h9EtV6lgf1aKggCRqFiAREc2DaF2Zn+cOvh02sloywd+FKSiqg6QB5yjiFUYMnZVN1Ky buNw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=FL+VEFe5sItLWp1iPVtwvUyzjrWRCQCbTfImwPAiDwA=; b=ynF34H644k4EIvQzsC8ASn5GFyh2RfUvDvX5GPGDx0/K9NG7gNWIfN40ZJ/CDpTneN eZIZeLf+8bTR1NYejhqHJHJT4Fu4Vl9zy1K7s87ByaIA8q7qjgZVFcVKhME5TirjHXzI TeJBF93NSIVx/ja8iEcklXqogK7Z+HxEqFwgL+ODlHTzxSreLG6id0roUzKxzEK/WrVa 3q17sVCuNQzLtD+lEWPjalxBGRy8c7NJQZFx1F5o+WCkhRAeF2jOka4yGDRgSG7AjkA/ Oy3+VFtLaZQ2NEY4DeGT54JonMTYXVcodIoGyBNwF7hn0CdNDkXPXCVhMJZeuSVQX+pc x2/w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b="S/RIVQtO"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v12si4869337jat.133.2021.11.09.11.56.41; Tue, 09 Nov 2021 11:57:08 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b="S/RIVQtO"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S245079AbhKIJwy (ORCPT + 99 others); Tue, 9 Nov 2021 04:52:54 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49306 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S244968AbhKIJvk (ORCPT ); Tue, 9 Nov 2021 04:51:40 -0500 Received: from mail-pl1-x62a.google.com (mail-pl1-x62a.google.com [IPv6:2607:f8b0:4864:20::62a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 31C10C061767 for ; Tue, 9 Nov 2021 01:48:55 -0800 (PST) Received: by mail-pl1-x62a.google.com with SMTP id o14so19935919plg.5 for ; Tue, 09 Nov 2021 01:48:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=from:to:subject:date:message-id:in-reply-to:references:mime-version :content-transfer-encoding; bh=FL+VEFe5sItLWp1iPVtwvUyzjrWRCQCbTfImwPAiDwA=; b=S/RIVQtOFwDcFnlWP047m+ita50Qq7gst/EWQULmRuag85uX673maj4stcouS7zX+o 4Vb6BHMChP+Npz2M0DLUtw1YMP+HD1TlkGhA2gNkj5O0y04WLooFMQisxS6DNiVF1e3M uG19VT7aMie4O88Di2Vz8Rh6R+kISFaiLf/ejM/ZEjJV0jGQ1RIYmibld5X62ufRZoX1 uGdpnqSoAnQgdyyR50xQJnbdVTrho94l1FFwVPhioMzi0z3kEaeBVQbu/hRVK9RsI9Gv phbiuYaXUaA5VvAwD0a41SrHqJVbV+Y9/v2khRAZf7wRDmxzrja7KelEBSj7O84hMAFU XAwA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=FL+VEFe5sItLWp1iPVtwvUyzjrWRCQCbTfImwPAiDwA=; b=rkdK3ReEAaB4nDn76uznojMuuotmIllDjiFYdQGQf9nV7oiq1ohNF9t+biGCW/m6tc oP5KiJAk+qCVeO7EHbQIAPD99U027YaW8MFY2hcBVMcb98flKCkkMpFBT5ARfA1bUtfD tC6V5qB6EHrsS2PD00ir4LOA3QjbZon+UT9aSbehsNxjkffDMO+GXMM37ODZZpjYVCRu hW6rtueakFzqhubebVtMZ8b6fvA272f1WxPiSezB4ZPj/cywQwDpRWBwUcdJIYoznPok 4bJSu4V9fF0g1hdHh8keOTOrHT6fWV0iXgr+7k1AiOONryeeu3S0VvC98XCgSmmn7Gee Eqgg== X-Gm-Message-State: AOAM531Kj1M2DetMxd/jUscFzrljg3mzqSe7jWUl9CEuLvl1JNMtjT3O UUtobSA9oeNHnX7eCBOnklX2j9byj5hNtA== X-Received: by 2002:a17:903:1252:b0:13d:f3f6:2e1c with SMTP id u18-20020a170903125200b0013df3f62e1cmr5956556plh.73.1636451334709; Tue, 09 Nov 2021 01:48:54 -0800 (PST) Received: from hsinchu16.internal.sifive.com (59-124-168-89.hinet-ip.hinet.net. [59.124.168.89]) by smtp.gmail.com with ESMTPSA id cv1sm1940511pjb.48.2021.11.09.01.48.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Nov 2021 01:48:54 -0800 (PST) From: Greentime Hu To: palmer@dabbelt.com, paul.walmsley@sifive.com, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, aou@eecs.berkeley.edu Subject: [PATCH v9 15/17] riscv: Add vector extension XOR implementation Date: Tue, 9 Nov 2021 17:48:27 +0800 Message-Id: X-Mailer: git-send-email 2.31.1 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds support for vector optimized XOR it is tested in spike and qemu. Logs in spike: [ 0.008365] xor: measuring software checksum speed [ 0.048885] 8regs : 1719.000 MB/sec [ 0.089080] 32regs : 1717.000 MB/sec [ 0.129275] rvv : 7043.000 MB/sec [ 0.129525] xor: using function: rvv (7043.000 MB/sec) Logs in qemu: [ 0.098943] xor: measuring software checksum speed [ 0.139391] 8regs : 2911.000 MB/sec [ 0.181079] 32regs : 2813.000 MB/sec [ 0.224260] rvv : 45.000 MB/sec [ 0.225586] xor: using function: 8regs (2911.000 MB/sec) Co-developed-by: Han-Kuan Chen Signed-off-by: Han-Kuan Chen Signed-off-by: Greentime Hu --- arch/riscv/include/asm/xor.h | 66 +++++++++++++++++++++++++++++ arch/riscv/lib/Makefile | 1 + arch/riscv/lib/xor.S | 81 ++++++++++++++++++++++++++++++++++++ 3 files changed, 148 insertions(+) create mode 100644 arch/riscv/include/asm/xor.h create mode 100644 arch/riscv/lib/xor.S diff --git a/arch/riscv/include/asm/xor.h b/arch/riscv/include/asm/xor.h new file mode 100644 index 000000000000..5e86277364b5 --- /dev/null +++ b/arch/riscv/include/asm/xor.h @@ -0,0 +1,66 @@ +/* SPDX-License-Identifier: GPL-2.0-or-later */ +/* + * Copyright (C) 2021 SiFive + */ + +#include +#include +#ifdef CONFIG_VECTOR +#include +#include + +void xor_regs_2_(unsigned long bytes, unsigned long *p1, unsigned long *p2); +void xor_regs_3_(unsigned long bytes, unsigned long *p1, unsigned long *p2, unsigned long *p3); +void xor_regs_4_(unsigned long bytes, unsigned long *p1, unsigned long *p2, unsigned long *p3, + unsigned long *p4); +void xor_regs_5_(unsigned long bytes, unsigned long *p1, unsigned long *p2, unsigned long *p3, + unsigned long *p4, unsigned long *p5); + +static void xor_rvv_2(unsigned long bytes, unsigned long *p1, unsigned long *p2) +{ + kernel_rvv_begin(); + xor_regs_2_(bytes, p1, p2); + kernel_rvv_end(); +} + +static void xor_rvv_3(unsigned long bytes, unsigned long *p1, unsigned long *p2, unsigned long *p3) +{ + kernel_rvv_begin(); + xor_regs_3_(bytes, p1, p2, p3); + kernel_rvv_end(); +} + +static void xor_rvv_4(unsigned long bytes, unsigned long *p1, unsigned long *p2, unsigned long *p3, + unsigned long *p4) +{ + kernel_rvv_begin(); + xor_regs_4_(bytes, p1, p2, p3, p4); + kernel_rvv_end(); +} + +static void xor_rvv_5(unsigned long bytes, unsigned long *p1, unsigned long *p2, unsigned long *p3, + unsigned long *p4, unsigned long *p5) +{ + kernel_rvv_begin(); + xor_regs_5_(bytes, p1, p2, p3, p4, p5); + kernel_rvv_end(); +} + +static struct xor_block_template xor_block_rvv = { + .name = "rvv", + .do_2 = xor_rvv_2, + .do_3 = xor_rvv_3, + .do_4 = xor_rvv_4, + .do_5 = xor_rvv_5 +}; + +#undef XOR_TRY_TEMPLATES +#define XOR_TRY_TEMPLATES \ + do { \ + xor_speed(&xor_block_8regs); \ + xor_speed(&xor_block_32regs); \ + if (has_vector()) { \ + xor_speed(&xor_block_rvv);\ + } \ + } while (0) +#endif diff --git a/arch/riscv/lib/Makefile b/arch/riscv/lib/Makefile index 25d5c9664e57..acd87ac86d24 100644 --- a/arch/riscv/lib/Makefile +++ b/arch/riscv/lib/Makefile @@ -7,3 +7,4 @@ lib-$(CONFIG_MMU) += uaccess.o lib-$(CONFIG_64BIT) += tishift.o obj-$(CONFIG_FUNCTION_ERROR_INJECTION) += error-inject.o +lib-$(CONFIG_VECTOR) += xor.o diff --git a/arch/riscv/lib/xor.S b/arch/riscv/lib/xor.S new file mode 100644 index 000000000000..bb54e77df046 --- /dev/null +++ b/arch/riscv/lib/xor.S @@ -0,0 +1,81 @@ +/* SPDX-License-Identifier: GPL-2.0-or-later */ +/* + * Copyright (C) 2021 SiFive + */ +#include +#include +#include + +ENTRY(xor_regs_2_) + vsetvli a3, a0, e8, m8 + vle8.v v0, (a1) + vle8.v v8, (a2) + sub a0, a0, a3 + vxor.vv v16, v0, v8 + add a2, a2, a3 + vse8.v v16, (a1) + add a1, a1, a3 + bnez a0, xor_regs_2_ + ret +END(xor_regs_2_) +EXPORT_SYMBOL(xor_regs_2_) + +ENTRY(xor_regs_3_) + vsetvli a4, a0, e8, m8 + vle8.v v0, (a1) + vle8.v v8, (a2) + sub a0, a0, a4 + vxor.vv v0, v0, v8 + vle8.v v16, (a3) + add a2, a2, a4 + vxor.vv v16, v0, v16 + add a3, a3, a4 + vse8.v v16, (a1) + add a1, a1, a4 + bnez a0, xor_regs_3_ + ret +END(xor_regs_3_) +EXPORT_SYMBOL(xor_regs_3_) + +ENTRY(xor_regs_4_) + vsetvli a5, a0, e8, m8 + vle8.v v0, (a1) + vle8.v v8, (a2) + sub a0, a0, a5 + vxor.vv v0, v0, v8 + vle8.v v16, (a3) + add a2, a2, a5 + vxor.vv v0, v0, v16 + vle8.v v24, (a4) + add a3, a3, a5 + vxor.vv v16, v0, v24 + add a4, a4, a5 + vse8.v v16, (a1) + add a1, a1, a5 + bnez a0, xor_regs_4_ + ret +END(xor_regs_4_) +EXPORT_SYMBOL(xor_regs_4_) + +ENTRY(xor_regs_5_) + vsetvli a6, a0, e8, m8 + vle8.v v0, (a1) + vle8.v v8, (a2) + sub a0, a0, a6 + vxor.vv v0, v0, v8 + vle8.v v16, (a3) + add a2, a2, a6 + vxor.vv v0, v0, v16 + vle8.v v24, (a4) + add a3, a3, a6 + vxor.vv v0, v0, v24 + vle8.v v8, (a5) + add a4, a4, a6 + vxor.vv v16, v0, v8 + add a5, a5, a6 + vse8.v v16, (a1) + add a1, a1, a6 + bnez a0, xor_regs_5_ + ret +END(xor_regs_5_) +EXPORT_SYMBOL(xor_regs_5_) -- 2.31.1