Date:   Tue, 07 Dec 2021 10:16:32 +0000
Message-ID: <87mtlc1zzz.wl-maz@kernel.org>
From:   Marc Zyngier <maz@kernel.org>
To:     Shawn Guo <shawn.guo@linaro.org>
Cc:     Thomas Gleixner <tglx@linutronix.de>,
        Maulik Shah <quic_mkshah@quicinc.com>,
        Bjorn Andersson <bjorn.andersson@linaro.org>,
        Loic Poulain <loic.poulain@linaro.org>,
        linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v3 3/3] irqchip: Add Qualcomm MPM controller driver
In-Reply-To: <20211207094835.GO10105@dragon>
References: <20211202122122.23548-1-shawn.guo@linaro.org>
        <20211202122122.23548-4-shawn.guo@linaro.org>
        <87wnkikqve.wl-maz@kernel.org>
        <20211206131530.GN10105@dragon>
        <87wnkh26ar.wl-maz@kernel.org>
        <20211207094835.GO10105@dragon>
User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue)
 FLIM-LB/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL-LB/10.8 EasyPG/1.0.0 Emacs/27.1
 (x86_64-pc-linux-gnu) MULE/6.0 (HANACHIRUSATO)
MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue")
Content-Type: text/plain; charset=US-ASCII
Precedence: bulk

On Tue, 07 Dec 2021 09:48:36 +0000,
Shawn Guo <shawn.guo@linaro.org> wrote:
> 
> On Mon, Dec 06, 2021 at 01:48:12PM +0000, Marc Zyngier wrote:
> > > > > +static int qcom_mpm_enter_sleep(struct qcom_mpm_priv *priv)
> > > > > +{
> > > > > +	int i, ret;
> > > > > +
> > > > > +	for (i = 0; i < priv->reg_stride; i++)
> > > > > +		qcom_mpm_write(priv, MPM_REG_STATUS, i, 0);
> > > > > +
> > > > > +	/* Notify RPM to write vMPM into HW */
> > > > 
> > > > What do you mean by 'into HW'? We just did that, right? or are these
> > > > registers just fake and most of the stuff is in the RPM?
> > > 
> > > I have a note about this in commit log.
> > > 
> > > - All the register settings are done by APSS on an internal memory
> > >   region called vMPM, and RPM will flush them into hardware after it
> > >   receives a mailbox/IPC notification from APSS.
> > > 
> > > So yes, these registers are fake/virtual in memory, and RPM will
> > > actually flush the values into the MPM hardware block.
> > 
> > Then why are you using MMIO accessors all over the place if this is
> > just RAM? Who *owns* this memory? Is it normal DRAM? Or some flops
> > exposed by a device? Why isn't the state simply communicated over the
> > mailbox instead?
> 
> It's a piece of internal memory (SRAM) which can be access by AP and
> RPM.  The communication mechanism is defined by SoC/RPM design, and we
> can do nothing but following the procedure.

Then the procedure needs to be documented:

- Who owns the memory at any given time?

- What are the events that trigger a change of ownership?

- What are the messages exchanged between these entities?

- What is the synchronisation mechanism between the various processing
  entities (MPM. RPM, APSS...)?

- Is the per-interrupt tracking a HW requirement or a SW
  implementation choice? Could this instead be a one-shot operation
  iterating over the whole state?

All this needs to be explained so that it is maintainable, because I'm
getting tired of drivers that mimic the QC downstream code without
justification nor documentation to support the implementation.

	M.

-- 
Without deviation from the norm, progress is not possible.