From:   Shay Drory <shayd@nvidia.com>
To:     "David S . Miller" <davem@davemloft.net>,
        Jakub Kicinski <kuba@kernel.org>
Cc:     jiri@nvidia.com, saeedm@nvidia.com, netdev@vger.kernel.org,
        linux-kernel@vger.kernel.org, Shay Drory <shayd@nvidia.com>
Subject: [PATCH net-next v4 0/7] net/mlx5: Memory optimizations
Date:   Thu,  9 Dec 2021 12:09:22 +0200
Message-Id: <20211209100929.28115-1-shayd@nvidia.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?Sh07pnqeZAG7dHQ5cqoOa0fealRsRe993aG/KNv/CjtDGpwlGAxwrPFXk+pF?=
 =?us-ascii?Q?vTXH475/13iv17CfhVvi4qrp+9TN9/LphHrZyg/d/vnrTKITTXhVcYgLzc9a?=
 =?us-ascii?Q?PP7yULLw9chGSiBtFSCh30kT3/bEm8NjuwSUhkw0mvAjea82ZQNzeWBw+MRO?=
 =?us-ascii?Q?5U9x+n7PmvGUJT1bG/1uw6GkPZ8XZoRAwwUJKcU9JCLqsBoXYSfX2D9pR5+m?=
 =?us-ascii?Q?G18+a0HzVnkXKVtrql4PctZEGdj7P5BOl8u8rOwduLcWAcBXYZPsLBFRocGB?=
 =?us-ascii?Q?AlYTQfcSiGQaJEjx547F7biUR/UPlvuROFZWTCVCf5XVkBUu5Mr7zZB8yOJM?=
 =?us-ascii?Q?wY405fjIObJWJ6MxAJn8N6cWkDlOBJW14vGI2I8wlMzrgCx+2134769n+0jq?=
 =?us-ascii?Q?qZeY780A5tMQWWE4C7Vq5QyD1Hi4JwaDoj4gRSNv02Paw5TGjq8aJ8ORHRSv?=
 =?us-ascii?Q?ealw2BOD+y4Gbe93KHSCnc06zPqLzM48Sc6LRVA2l53JnENGLSR5KNSeC4Cn?=
 =?us-ascii?Q?uaeayen5AYU7a2F82E/XajPPo9N1+Az2N3j3rBuk+9cfdQbgV9ON4S6c1BkD?=
 =?us-ascii?Q?qP8tJnWQSVAkBgW8Pimbn6tFa3IU8xpbjrfjJSmb4dq3xRm4fyvqU/X9ahVU?=
 =?us-ascii?Q?pzo7KvOWu84eh+fl50YByp+qxLbtt2+dHs/NBZJ4wsNvqWzfm1NeLXU1Gdfi?=
 =?us-ascii?Q?hkB25IdBgX8nHVgqPXXl21hhoIjF8grHsufVmfyZfn9r55RT0yZ52QIquGD8?=
 =?us-ascii?Q?a3nW9U9/bF7ur4ItDipaFocP/M/HibKm5G8wvBaoP9+RK29vH3ec5AeWiVDT?=
 =?us-ascii?Q?7LLjSXiw+lkF+NHUH+h1jafmp3JyKlb4N/kEDZoixnMMxo42PrVR02OMTCGC?=
 =?us-ascii?Q?vlu5aA6kJ2dUCGXWRp6CK3mqKLiqRW1lO8w7MzauVzBl8ngkiCZe1wr7u7Jt?=
 =?us-ascii?Q?gUZ8vpGKK7dnfpjY/q2J2+cJ0rWZFJG4a+C6GURiErhoD1++DHR2S0mgZX5b?=
 =?us-ascii?Q?LOPc3+mqqDRLDjnRkHKFl2/b2G8jZoPd/Tid/m4/NLpchJ9AWJMQmtKaIqTN?=
 =?us-ascii?Q?YgP3fKWCzQ5bWjmR/GwsqEVQzXuKmi6S98uY+70rAlIhVhM87Ex5xKFwdUw+?=
 =?us-ascii?Q?zn/OyanA6iOsQHTZ7Pvn+jSv+V3IRwzEFu4337R+ZAy71E7d9SjzGNryTFFX?=
 =?us-ascii?Q?Mh8ZVo7A/cwaqtwQBUi4XZ+vARa78Kn23KvU1+dMQk+KWCGfSw876QkHoP47?=
 =?us-ascii?Q?LRJ3KOE67uBM3JceOmad/zTYqyVjutcEmh5FnBKfXTLo7GzMvBmsWFIDTNQg?=
 =?us-ascii?Q?/iDfmif4YDeBNj8pDYAFTJU2sAhj5v01jfgFCyJ92GAMr/zqqssLw98lz/2J?=
 =?us-ascii?Q?vOuB5N7wipdVzaWUwCd54d6yqkbj+0JqBmOoBHuEptWQ8Mb2GKcVdkCxVdcH?=
 =?us-ascii?Q?Ot7rZQSwLdFT5JB87Ct1VlVTRPnxpkWQLvoFLNZl1b892UDf/ktM2xgxIA3t?=
 =?us-ascii?Q?qy0PCuwkwD/yAmRKZTUxLe3CMZNdxj/+59cxVxaRm+chyYI7YZZmhK0/tENx?=
 =?us-ascii?Q?nOqq2+FULdrPvyQnlLwSb04QL8JPyK/oE6NKzjNSAWqK3JXUTr8IeDsmyxhu?=
 =?us-ascii?Q?0B/WD2VHy7aiMKDF9bKsWGA=3D?=
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-Network-Message-Id: cd0ff04d-5aaf-4b09-7af2-08d9bafc0af7
X-MS-Exchange-CrossTenant-AuthSource: DM4PR12MB5373.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Dec 2021 10:09:53.0192
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 2uMbPV4i97nXZVjB6xcdLo+iyzeqMIxJjBbCXO3piWnAAopBr9h/3aSoU5JEsR6zsWZRUHVcH5ygIzPiu75dpQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM4PR12MB5311
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

This series provides knobs which will enable users to
minimize memory consumption of mlx5 Functions (PF/VF/SF).
mlx5 exposes two new generic devlink params for EQ size
configuration and uses devlink generic param max_macs.

Patches summary:
 - Patch-1 Introduce log_max_current_uc_list_wr_supported bit 
 - Patches-2-3 Provides I/O EQ size param which enables to save
   up to 128KB.
 - Patches-4-5 Provides event EQ size param which enables to save
   up to 512KB.
 - Patch-6 Clarify max_macs param.
 - Patch-7 Provides max_macs param which enables to save up to 70KB

In total, this series can save up to 700KB per Function.

---
changelog:
v3->v4:
- align devlink_param doc of EQ size params to u32.
v2->v3:
- change type of EQ size params to u32 per Jiri suggestion.
- separate ifc changes to new patch
v1->v2:
- convert io_eq_size and event_eq_size from devlink_resources to
  generic devlink_params

Shay Drory (7):
  net/mlx5: Introduce log_max_current_uc_list_wr_supported bit
  devlink: Add new "io_eq_size" generic device param
  net/mlx5: Let user configure io_eq_size param
  devlink: Add new "event_eq_size" generic device param
  net/mlx5: Let user configure event_eq_size param
  devlink: Clarifies max_macs generic devlink param
  net/mlx5: Let user configure max_macs generic param

 .../networking/devlink/devlink-params.rst     | 12 ++-
 Documentation/networking/devlink/mlx5.rst     | 10 +++
 .../net/ethernet/mellanox/mlx5/core/devlink.c | 88 +++++++++++++++++++
 drivers/net/ethernet/mellanox/mlx5/core/eq.c  | 34 ++++++-
 .../net/ethernet/mellanox/mlx5/core/main.c    | 21 +++++
 include/linux/mlx5/mlx5_ifc.h                 |  2 +-
 include/net/devlink.h                         |  8 ++
 net/core/devlink.c                            | 10 +++
 8 files changed, 180 insertions(+), 5 deletions(-)

-- 
2.21.3