Received: by 2002:a05:6a10:af89:0:0:0:0 with SMTP id iu9csp906492pxb; Fri, 21 Jan 2022 06:06:16 -0800 (PST) X-Google-Smtp-Source: ABdhPJxHb29PtES6rwQTQ0Vn6+yn/f3Dtf5PCLpRcVcxFLKu/ny+9HJjjBz94Ews764c5RYg7RnO X-Received: by 2002:a63:91c4:: with SMTP id l187mr2806020pge.513.1642773975975; Fri, 21 Jan 2022 06:06:15 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1642773975; cv=none; d=google.com; s=arc-20160816; b=SB8zd8beiEkXJE5uZ5A558pQwbf/TMIbJDoJRfvDISex29eTZWueEDpX2LWfob5dxG ddKKlpTsy40G8V15gKaagQT2OyvcGHJ+MekY4JxHhXt86qc+oVhOLIe6AAuyXpQE7wa2 /eOY5rtlTJkTatsJAJhYvK0z6WLKOnRyDw/k1wT3KdKFt35SYf/0muAP7SFNr9baqwDi WqUndvt5lVD9OQBolua0bPWiM7zxZxmowxJXdMfI8cgPIokQszg7cbFz6R1GiDiFBG7B W7y3Jxv31qqpe564ezU/ter8ciQggXbaQ2S6rqLcQsp0Pb8SmcYf8fWanUd6TsbKbfqW hciA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=BZcK90qNrUj3UFVZEHBM3UvTJkoWnyAzI6NrDjPNqYc=; b=buoGoWjof7gX7wGo3X2QTcxHXj2vU2kDVIa05dtFnWzaU/iBdB8QC/k4dA9ZVctffY rPBvpRm0Vlzjvpfi9QdchfraocXXefOWk6Gnu63H3MCQT7dSCfDS4tbfkQcHYQsTbGsc zjREfNaWf//wrcVVr6boLOYhsby60GyjkkdlORDfaxfKEFh1xWkBVpkNCnGb2iXAYc9a kOI9q4Z2qhMN5QeIeFKPo4Fv4fbfrQ8yEjxfTxvj1FOC94lOXhStRJtqaHDfJOlV58qW xgPUzL7tB9xCMzklgeIzV6Lvb0+EoEekhqAS+Opb8YCF+yqEdm7jhUsBGG9BBPr5/tGr OCkw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id x7si6735250pfh.44.2022.01.21.06.06.03; Fri, 21 Jan 2022 06:06:15 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1350973AbiASC0F (ORCPT + 99 others); Tue, 18 Jan 2022 21:26:05 -0500 Received: from mailgw02.mediatek.com ([210.61.82.184]:35142 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1350960AbiASC0E (ORCPT ); Tue, 18 Jan 2022 21:26:04 -0500 X-UUID: 848e9bbd8a4843009ffc17201ab05ef0-20220119 X-UUID: 848e9bbd8a4843009ffc17201ab05ef0-20220119 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 336013434; Wed, 19 Jan 2022 10:26:03 +0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 19 Jan 2022 10:26:01 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 19 Jan 2022 10:26:01 +0800 From: Rex-BC Chen To: , , , , , , , CC: , , , , , , , , Rex-BC Chen Subject: [v10,1/3] drm/dsi: transfer DSI HS packets ending at the same time Date: Wed, 19 Jan 2022 10:25:41 +0800 Message-ID: <20220119022543.26093-2-rex-bc.chen@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20220119022543.26093-1-rex-bc.chen@mediatek.com> References: <20220119022543.26093-1-rex-bc.chen@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Since a HS transmission is composed of an arbitrary number of bytes that may not be an integer multiple of lanes, some lanes may run out of data before others. (Defined in 6.1.3 of mipi_DSI_specification_v.01-02-00) However, for some DSI RX devices (for example, anx7625), there is a limitation that packet number should be the same on all DSI lanes. In other words, they need to end a HS at the same time. Because this limitation is for some specific DSI RX devices, it is more reasonable to put the enable control in these DSI RX drivers. If DSI TX driver knows the information, they can adjust the setting for this situation. Signed-off-by: Jitao Shi Signed-off-by: Rex-BC Chen Acked-by: AngeloGioacchino Del Regno --- include/drm/drm_mipi_dsi.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/include/drm/drm_mipi_dsi.h b/include/drm/drm_mipi_dsi.h index 147e51b6d241..51e09a1a106a 100644 --- a/include/drm/drm_mipi_dsi.h +++ b/include/drm/drm_mipi_dsi.h @@ -137,6 +137,8 @@ struct mipi_dsi_host *of_find_mipi_dsi_host_by_node(struct device_node *node); #define MIPI_DSI_CLOCK_NON_CONTINUOUS BIT(10) /* transmit data in low power */ #define MIPI_DSI_MODE_LPM BIT(11) +/* transmit data ending at the same time for all lanes within one hsync */ +#define MIPI_DSI_HS_PKT_END_ALIGNED BIT(12) enum mipi_dsi_pixel_format { MIPI_DSI_FMT_RGB888, -- 2.18.0