Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
From:   <yuji2.ishikawa@toshiba.co.jp>
To:     <kuba@kernel.org>
CC:     <davem@davemloft.net>, <peppe.cavallaro@st.com>,
        <alexandre.torgue@st.com>, <joabreu@synopsys.com>,
        <netdev@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>,
        <linux-kernel@vger.kernel.org>, <nobuhiro1.iwamatsu@toshiba.co.jp>
Subject: RE: [PATCH 0/2] net: stmmac: dwmac-visconti: Fix bit definitions and
 clock configuration for RMII mode
Thread-Topic: [PATCH 0/2] net: stmmac: dwmac-visconti: Fix bit definitions and
 clock configuration for RMII mode
Thread-Index: AQHYDC3tqWOPOb2sn0yoj1zZ+1Ut4axphLiAgAAgxxA=
Date:   Wed, 19 Jan 2022 02:49:40 +0000
Message-ID: <TYAPR01MB6201E26CD93F6BCE0F0E76B892599@TYAPR01MB6201.jpnprd01.prod.outlook.com>
References: <20220118053950.2605-1-yuji2.ishikawa@toshiba.co.jp>
 <20220118165023.559dfe3b@kicinski-fedora-PC1C0HJN.hsd1.ca.comcast.net>
In-Reply-To: <20220118165023.559dfe3b@kicinski-fedora-PC1C0HJN.hsd1.ca.comcast.net>
Accept-Language: ja-JP, en-US
Content-Language: ja-JP
x-ms-exchange-antispam-messagedata-chunkcount: 1
x-ms-exchange-antispam-messagedata-0: =?iso-2022-jp?B?RHR6UHpROUtuNnFiOS9rYXh5dnBSWXQ5a1MxWVFqbm55aC9Nb2JKZWZV?=
 =?iso-2022-jp?B?c3JvSHl2WFlLWmRJYndGMEc1NktuNWpXaFhLMHNTdCtuUlZ5T3NkSENq?=
 =?iso-2022-jp?B?TDhpTWFoSzY2ZjUwTHRYMUV0cGdjMi9pSmhtY0FENjhDVHROVE5RMldT?=
 =?iso-2022-jp?B?OEJLbUN0cnlVZ2NvM1Z5K3l5eTluZmFNUjBFSXlsK1pJVWhHelBtUmZF?=
 =?iso-2022-jp?B?WThBUUdBZXlUQkI0TENYTG5XNkxRRFFzU3NsRU1SOFgzTk4rZEdMNEV6?=
 =?iso-2022-jp?B?bktnRkljWW04TjVHaWpUNzh5RVY5SWt3VFdBV0w5VDVJMmwyQW5QdnNa?=
 =?iso-2022-jp?B?Ty9lZUNTZXdldEs3cmplUGltVzEwWm1FQ3VPN0RjdEpzTmFtYWlyQlV0?=
 =?iso-2022-jp?B?MTlJS0xYUHNPNmRzRDlDZjdvSkdYaGRaL0YvWnpxK0VGYVZpa2k0eWJ1?=
 =?iso-2022-jp?B?UzQrOTI5ZHpPY1I2ckNPcWNRSE5mZjF0aW5Ocm11aVNPdklvOVZXYWR6?=
 =?iso-2022-jp?B?NDJsNFBQOGRGQlhjZVdYMFR2NDZWSlJkOXFqWW1wOHRZYWRIK3Z0Nlow?=
 =?iso-2022-jp?B?eE5ZenQ5bzhhRUhMT09jWUI5WXV4WXlHVzNwWjByQysrMnZJZENrUGFo?=
 =?iso-2022-jp?B?QmNDZkQ5OHFEeURPYThlYWQveDNaT3JqZmV2NEFVRk54MHE3MDlMUzFS?=
 =?iso-2022-jp?B?NzJ4TkkvdmhoVTRaQng5TWtuQ3Z5NGk1Z21MQmFpR1F2MHEvQmJUUkph?=
 =?iso-2022-jp?B?bzhuWGExVmR2a0JLaWlqelRjSWNZTHJIVHA5ajlmV0R1WGlvUExNMnN4?=
 =?iso-2022-jp?B?TlhxQW41b25hUm1QRWxHTGtWRFRvWlNWcVNXV3d0WE9kbURYVGhlSVYr?=
 =?iso-2022-jp?B?eG1DWGo4K00zOXV0NWZmanFNZzB3dllFT2NFZ3A0ZlJGNjRQTG9HRWUy?=
 =?iso-2022-jp?B?Ymt0d3dYczljYktGUHgvT1FmNU9kaVFtOWZWSncrMnJGempocENxYTFF?=
 =?iso-2022-jp?B?VDE5eHRFVWE4cGRENEVPbzRWb3NWNU5mdGJlMmdUVzdWUVJkdmIvWlJ2?=
 =?iso-2022-jp?B?TGxTWWhrNFN3eVFpY3M2V1VnZmovUWw3UG5xVi9lQTRoZm1QNEFWYWUy?=
 =?iso-2022-jp?B?elovRzBrVXNRbXVET0FBNkZYMmxxa2ZkbE9BUURRdTlYdVJsYWxGd1Vq?=
 =?iso-2022-jp?B?Z0tqeXZOMHJ4L2laRWN2SHVyc1B6c29LTTFSRW5Hc3RFbHVMSWpuVTJx?=
 =?iso-2022-jp?B?dHNDRGRtRmVPUFlzUTV0TFhzWmI2eEFLTTU3SDJzUlh0WCtDSys4Ym9D?=
 =?iso-2022-jp?B?eXI5TjhXSDF6UnZpaEtVZDd1dUdtT3l6MmQ5RVl0OUhPSnNKc2xwUHU2?=
 =?iso-2022-jp?B?ZnExUGxlT2R0aGNNMHlOQUI1TnAvYXJlRzZEUjBqWkwzWWhHRTNXM01p?=
 =?iso-2022-jp?B?aWZRZVBqL042d3NMQTQyOG4rTXhubE95MGZjV015ZEoyWFFid2s3Nnl3?=
 =?iso-2022-jp?B?cE9MeE56MERGMUtQMm1QNGJwN2VoTFAzWkZYU0ZPQkNyVUhnaXJuYlRI?=
 =?iso-2022-jp?B?OHk4WUx1NWwyTkExSXhIWm1nUXBMaVdZSXpSZjczNjRhOGp2c1Y3MFVY?=
 =?iso-2022-jp?B?Si9KVjhkblVyQ05OKzFVa0tiM0k4RDNWNWFPZnBkRk0yTHEraGhxaGEx?=
 =?iso-2022-jp?B?d25oSmFDN2ZGT1NrWmdzVzFvLzEySGFUVE0xcmZLM1hMM0pES3d5NjRx?=
 =?iso-2022-jp?B?VHN0dUI3UG9YdWt6M0N1Qm1jaW5IbExERFlqZ1J0c2hUYUt3eGczQ3F6?=
 =?iso-2022-jp?B?ZzNYa0o3VGg1MUZxak5LNVIwSitZaHVwb1dXanBZV01OTGJLSlF4RHBI?=
 =?iso-2022-jp?B?K2NFcWltZVp0NUxMREtZTGpEUTU2bldXSHpxM2JEbFZQNFZoZVhEVGJF?=
 =?iso-2022-jp?B?SVpXa2pScWFQNC9DRHdLYlJlUmJxYzRUT3ZlWUw2Ym1jRlZRallGeFlK?=
 =?iso-2022-jp?B?RFhXZ2c1OS8zalBhdEsrVXhWZDhWWko2U0N1T1NmNG5XalM4cUpmbXlQ?=
 =?iso-2022-jp?B?eG9kQ0NsVWNVSStsWmJ2ckJ2RkNTYnEyZDJqNHpQZ25MQm1ONE1RejJO?=
 =?iso-2022-jp?B?MWRocmNpRTdUaGNXUTVzcFhDTUp6SWZRREU5YmJwdEk3cmREVll0bFJx?=
 =?iso-2022-jp?B?VFBpVUJuSkRoa0EvVEZLcXZ5RHBBWTZac3VkSUF5cXpxZVdIclpDbXRv?=
 =?iso-2022-jp?B?Q0hVOFlXYzlEZWZmQVkrN01GMTZSenY3OG1jVXZaTVlDZFY5emxZaEZt?=
 =?iso-2022-jp?B?R0RUZHhGUFc5WGk2WkcyTzFYeWRUbjlpeXo0Z3VpWjdBTXZ4aWhiTDFM?=
 =?iso-2022-jp?B?RFZXSk0rQVFNTWdQVkZaUFAxbTZqcWRxbWk3YnVrSnZMYWd6dEZCaVRz?=
 =?iso-2022-jp?B?YXY2Nmh3PT0=?=
Content-Type: text/plain; charset="iso-2022-jp"
Content-Transfer-Encoding: 8BIT
MIME-Version: 1.0
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: TYAPR01MB6201.jpnprd01.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 74119afe-ed17-44ab-6969-08d9daf65726
X-MS-Exchange-CrossTenant-originalarrivaltime: 19 Jan 2022 02:49:40.7956
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: f109924e-fb71-4ba0-b2cc-65dcdf6fbe4f
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: pjcXqDUKSn7Ew6w8Luc0isSpWg380gUQaKbTyCVGOadwfQpBAz0D4llqDMo3SyCowhPBVt/ztMBehvttF99Vyg+28LxxM4OFKELpIS5NRzs=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: OSBPR01MB2693
X-OriginatorOrg: toshiba.co.jp
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Jakub,

Thank you for your comment. I will add Fixed tags to commit messages.

-----Original Message-----
From: Jakub Kicinski <kuba@kernel.org> 
Sent: Wednesday, January 19, 2022 9:50 AM
To: ishikawa yuji(石川 悠司 ○ＲＤＣ□ＡＩＴＣ○ＥＡ開) <yuji2.ishikawa@toshiba.co.jp>
Cc: David S . Miller <davem@davemloft.net>; Giuseppe Cavallaro <peppe.cavallaro@st.com>; Alexandre Torgue <alexandre.torgue@st.com>; Jose Abreu <joabreu@synopsys.com>; netdev@vger.kernel.org; linux-arm-kernel@lists.infradead.org; linux-kernel@vger.kernel.org; iwamatsu nobuhiro(岩松 信洋 □ＳＷＣ◯ＡＣＴ) <nobuhiro1.iwamatsu@toshiba.co.jp>
Subject: Re: [PATCH 0/2] net: stmmac: dwmac-visconti: Fix bit definitions and clock configuration for RMII mode

> On Tue, 18 Jan 2022 14:39:48 +0900 Yuji Ishikawa wrote:
> > This series is a fix for RMII/MII operation mode of the dwmac-visconti driver.
> > It is composed of two parts:
> > 
> > * 1/2: fix constant definitions for cleared bits in ETHER_CLK_SEL 
> > register
> > * 2/2: fix configuration of ETHER_CLK_SEL register for running in RMII operation mode.
>
> Please add appropriate Fixes tag pointing to the commits where the buggy code was introduced, even if it's the initial commit adding the driver.

Best regards,
Yuji Ishikawa