Received: by 2002:a05:6a10:af89:0:0:0:0 with SMTP id iu9csp1463936pxb; Fri, 21 Jan 2022 19:54:38 -0800 (PST) X-Google-Smtp-Source: ABdhPJzItHgpti1oj65JAz5w/l6qvDBUE5SkY7W/j+0D3Kj2CkaejC79tDo703e1AocIlhlo8kO4 X-Received: by 2002:a63:33cd:: with SMTP id z196mr4875317pgz.78.1642823678434; Fri, 21 Jan 2022 19:54:38 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1642823678; cv=none; d=google.com; s=arc-20160816; b=BlBlbMcu244LKgsM3QcthV0T7Igoc+RD+2GPOHt1+XrhIKKKvucfR9EfDKfNi3suJ/ 1ao054X1NMq14aUvOIwvCVsNs4Egg+gTuU3zdSXrRgL57qkJosYSeLrPy5qNgHU+SW96 wVeidqkxEIgsRanxA4YpgdP2og//9BhNAndjUhdL8pBseMD6b1dM6SzvsFZwmsAl3O9K wtEQcoO7lI8nLjhoIjyREjKOLKBaCSmqFrWJMpSeZS4QbO+hzKK55IdnnviTkOTkcI7e f7/UPfh3Dt9P0fs7ZEYo+ka6vYJDp9TlA08Vk8MjUaKq0z0ACEVa5cC0VrYfX+UoiJxE rj2g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=MwkPi3zTHNX/WgU468/COGljzbksLucVcX9Vresnwgs=; b=Px9QvnKnVhoecVV47hVJZI2bfN2XCNRZ/HBZI5walceH95wmwjg7JQMhsRFHczDTDX ZVEybpp1tzIUink7GNOdxFmZwPTbYtnFYcSM6mqN607fysmkS5n9di3PIp6FzmrrUtzm mfdCKNnyyyCDnLQPDqyfGf5HYbYF28lEffnanmx+BNxO31uB1yJ+/jARR2GOlqnpRYXz iHLN7ji3QTuv8QgpSeOh/P3+YWV6hr5IvGh/VvEqG1/WLYJ1NmMLh46bnrgybKLjgXdh 5m9eAPPCbvmCpyaxqfp7lZGn1XagMQdvDm3NA7spzGDsSxEqJHGMLWZlpvgK5xROM7vE eRkA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=LwnDHY74; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q6si7920395pgb.134.2022.01.21.19.54.07; Fri, 21 Jan 2022 19:54:38 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=LwnDHY74; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231408AbiAUTgb (ORCPT + 99 others); Fri, 21 Jan 2022 14:36:31 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58158 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231918AbiAUTf5 (ORCPT ); Fri, 21 Jan 2022 14:35:57 -0500 Received: from mail-wm1-x32d.google.com (mail-wm1-x32d.google.com [IPv6:2a00:1450:4864:20::32d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3F285C06173B; Fri, 21 Jan 2022 11:35:57 -0800 (PST) Received: by mail-wm1-x32d.google.com with SMTP id j5-20020a05600c1c0500b0034d2e956aadso23373717wms.4; Fri, 21 Jan 2022 11:35:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=MwkPi3zTHNX/WgU468/COGljzbksLucVcX9Vresnwgs=; b=LwnDHY743c6eDbeipZdlM8nn4Dgac96JeYrvbzh6fJdwrL35SIQ9aku/vaFiTegm3I SNuL3Bmz+M78HJHbi5s+cuiave4A7a7zlOwklF+Ggc2cKwnOg7hZtijbV5aktMdXKxIo ZV3JLYW58W+KMvDySOGlYyUR4xsnAzon4tiyrlqVSmukDZvgm0nJgh7KHyLFqc315M0q hcpykVuCISlRUuGHZZ9DPKRtkgpR7AIa33NfxCVz2vFwOajBy3HpgqGtzF3cZ7jHh0+t X5k9KT1C4bmll5y4l+VUQ1uzleNv7KLOfA+Pre0ejloffDRu3Lxr60VqSLRbKha1pA+9 xdDQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=MwkPi3zTHNX/WgU468/COGljzbksLucVcX9Vresnwgs=; b=7SgxewGoXXdKyi5gB8zr36rQ/eo8y18e5NrQEE0h1wGBWVQrFX8YMs8Lxjv9cvoQDJ dzobu1te0Rqkpy9dWCt9WbDhxQc/CGWuwMOxRi4WaELNMx7ju+lXz2drt6t8U5kBudyz 2TBcmSRzP7xle1n0c6U1NrSoSTvtl8lIhCS2ZEWhIaVWlSLMa1KjoChduVYXAt7yGD8a kAkjMsVPRhlrDdZlkNtgE6XL5JAJdiU/bmdp/HE2kInbYO0zYSu+cMRja/NvpBNLm0Q0 TrnD8lnADd8ZrCdasH23ps37RreUWLbZq7NAjLffTtHLbC8xtgjBQ0yEe9dXAwZZy2OC v4ZQ== X-Gm-Message-State: AOAM530xSOLqcn3o/FvaeO9pKwqneVmbCSOf+oO4iNRIFlYQVNGO3efr B1b6gcI8a59BCVRq6k6lePQ= X-Received: by 2002:a05:600c:255:: with SMTP id 21mr2093446wmj.108.1642793755826; Fri, 21 Jan 2022 11:35:55 -0800 (PST) Received: from debby ([2a01:e0a:a6d:a8d0:7ff4:8f61:5574:9f95]) by smtp.gmail.com with ESMTPSA id n16sm6151123wms.13.2022.01.21.11.35.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Jan 2022 11:35:55 -0800 (PST) From: Romain Perier To: Michael Turquette , Stephen Boyd , linux-clk@vger.kernel.org, Arnd Bergmann , Daniel Palmer , Romain Perier , Rob Herring Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Willy Tarreau Subject: [PATCH v3 6/9] ARM: mstar: Add OPP table for infinity Date: Fri, 21 Jan 2022 20:35:41 +0100 Message-Id: <20220121193544.23231-7-romain.perier@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220121193544.23231-1-romain.perier@gmail.com> References: <20220121193544.23231-1-romain.perier@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Daniel Palmer Add an OPP table for the inifinity chips so that cpu frequency scaling can happen. Co-authored-by: Willy Tarreau Signed-off-by: Daniel Palmer --- arch/arm/boot/dts/mstar-infinity.dtsi | 34 +++++++++++++++++++++++++++ 1 file changed, 34 insertions(+) diff --git a/arch/arm/boot/dts/mstar-infinity.dtsi b/arch/arm/boot/dts/mstar-infinity.dtsi index 0bee517797f4..441a917b88ba 100644 --- a/arch/arm/boot/dts/mstar-infinity.dtsi +++ b/arch/arm/boot/dts/mstar-infinity.dtsi @@ -8,6 +8,40 @@ #include +/ { + cpu0_opp_table: opp_table0 { + compatible = "operating-points-v2"; + opp-shared; + + opp-240000000 { + opp-hz = /bits/ 64 <240000000>; + opp-microvolt = <1000000>; + clock-latency-ns = <300000>; + }; + + opp-400000000 { + opp-hz = /bits/ 64 <400000000>; + opp-microvolt = <1000000>; + clock-latency-ns = <300000>; + }; + opp-600000000 { + opp-hz = /bits/ 64 <600000000>; + opp-microvolt = <1000000>; + clock-latency-ns = <300000>; + }; + + opp-800000000 { + opp-hz = /bits/ 64 <800000000>; + opp-microvolt = <1000000>; + clock-latency-ns = <300000>; + }; + }; +}; + +&cpu0 { + operating-points-v2 = <&cpu0_opp_table>; +}; + &imi { reg = <0xa0000000 0x16000>; }; -- 2.34.1