Received: by 2002:a05:6a10:af89:0:0:0:0 with SMTP id iu9csp3337286pxb; Mon, 24 Jan 2022 07:33:39 -0800 (PST) X-Google-Smtp-Source: ABdhPJxFz8iQUv7kTv6FKEJ2i6fXDwcG4Ozi5d89w+X1dlAm1lV5NX2QwusIwNEpveRioN/RzI7B X-Received: by 2002:a17:903:11c5:b0:149:a8cf:37da with SMTP id q5-20020a17090311c500b00149a8cf37damr15307289plh.132.1643038419691; Mon, 24 Jan 2022 07:33:39 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1643038419; cv=none; d=google.com; s=arc-20160816; b=YIFHDsyspV6wFym5DIXRJMEYOt1jw88cS2OU4UZBLzRYItUmCkgfRWHu12Myl2bgCd 7ZBYD+75iZypZWQsoDTte9Mxe1EUyvaVSH1n7+No7ZLH3uuS4JymcM4TmpdWAsAx5Pi/ xoFlukhwnj7PG5430zzheah4Oack+FDXpdA6A/1JEkU4qds39lvUSNQoAlgjfxrljRGf OdR7/0Qh0sKGH51goIpkKIPpJwxHp9nsh82TPf4sIGLzkmOZOhjI/WHPS1pe1VHOzO0E gyRP9Q//kH1x1ZOQVD/ygaJdrNb4/mAodIBlOzfNEINp6jy05gBdcDSAzdkqJ0e2B9Ja 3OCg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:to:content-language:subject:user-agent:mime-version:date :message-id; bh=wiCiGM3XByppVxTyl1CI84ZHaT8mwd9l7YGROHDtjSU=; b=SqL36+qyTRiC27o/3/Q8oMLECQWUGT2g3kt4zb6G6sl5FiX2QKdmW7/9FG+3cW4h16 7DXe7NlV8e4fO75y4JoI33O+CWd3Z3zAzi49ra1/HN6Bnj0tpBdK2IOuzaPbq4KGNOpI d990Xvk0ljiPv1cEvfrkb72pYhEcgQ/oIiRJl9uGyYPV8zsltYP6QosQENT4vPMACi3H +xfQnlMttx+1HeS0vfScfLHXAs/5N+J12vmQlRwduQnUs4E9KtEXXEHJ6vIgewKEo2oo 3ANwhP6BzMtX5kpspXeV26Nce7xwBhE3wFumq2J+j08x8uUAfMVDkRXXx3zs9s8cvt7w OefA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id my5si15560437pjb.92.2022.01.24.07.33.27; Mon, 24 Jan 2022 07:33:39 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240809AbiAXCaw (ORCPT + 99 others); Sun, 23 Jan 2022 21:30:52 -0500 Received: from twspam01.aspeedtech.com ([211.20.114.71]:53591 "EHLO twspam01.aspeedtech.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235437AbiAXCav (ORCPT ); Sun, 23 Jan 2022 21:30:51 -0500 Received: from mail.aspeedtech.com ([192.168.0.24]) by twspam01.aspeedtech.com with ESMTP id 20O2MTxZ016108; Mon, 24 Jan 2022 10:22:29 +0800 (GMT-8) (envelope-from jammy_huang@aspeedtech.com) Received: from [192.168.2.115] (192.168.2.115) by TWMBX02.aspeed.com (192.168.0.24) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 24 Jan 2022 10:29:45 +0800 Message-ID: Date: Mon, 24 Jan 2022 10:29:46 +0800 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:91.0) Gecko/20100101 Thunderbird/91.5.0 Subject: Re: [PATCH v2 4/4] media: aspeed: Fix timing polarity incorrect Content-Language: en-US To: Hans Verkuil , , , , , , , , , References: <20211222082139.26933-1-jammy_huang@aspeedtech.com> <20211222082139.26933-5-jammy_huang@aspeedtech.com> <418fc1b2-ddbe-24e3-82cc-aa8ce74f4507@xs4all.nl> From: Jammy Huang In-Reply-To: <418fc1b2-ddbe-24e3-82cc-aa8ce74f4507@xs4all.nl> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 8bit X-Originating-IP: [192.168.2.115] X-ClientProxiedBy: TWMBX02.aspeed.com (192.168.0.24) To TWMBX02.aspeed.com (192.168.0.24) X-DNSRBL: X-MAIL: twspam01.aspeedtech.com 20O2MTxZ016108 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2022/1/21 下午 03:30, Hans Verkuil wrote: > On 12/22/21 09:21, Jammy Huang wrote: >> This is a workaround for sync polarity unstable. >> Sync value get by VR09C counts from sync's rising edge, which means >> sync's polarity is negative if sync value is bigger than total/2. > Do you have an example of such a format, or is this mostly theoretical? > > Either provide the example or make a note that it is theoretical. OK, I will update an example in next patch. Let me explain first. This is a must-be result. Please refer to the graph below as I sent in 3/4 of this series. For negative sync, sync width equals to back porch + data enable + front porch. Thus, sync would be bigger than 90% of total in most cases. +-------------------+ | v i d e o | +--+ +-----+ +-----+ +---+ | | | | +--+ +--+ vsync+-------------------------------+ frame_top+-----+ frame_bottom+-------------------------+ Following registers are what I got for 1920x1200@60. 1e700090: 07ee206f 04c9001a c4d3efff 04cc001f 1e7000a0: 0000081f 00000000 00000000 00000000 vertical total = 0x4D3 (VR098[27:16]) = 1235 vertical sync = 0x4CC (VR09C[27:16]) = 1228 > > Regards, > > Hans > >> Signed-off-by: Jammy Huang >> --- >> v2: >> - Use 'total/2' rather than 'total<<1' >> - Update comment >> --- >> drivers/media/platform/aspeed-video.c | 20 ++++++++++++++++++++ >> 1 file changed, 20 insertions(+) >> >> diff --git a/drivers/media/platform/aspeed-video.c b/drivers/media/platform/aspeed-video.c >> index 7c50567f5ab0..c3e3343d91e1 100644 >> --- a/drivers/media/platform/aspeed-video.c >> +++ b/drivers/media/platform/aspeed-video.c >> @@ -989,6 +989,16 @@ static void aspeed_video_get_resolution(struct aspeed_video *video) >> >> video->frame_bottom = FIELD_GET(VE_SRC_TB_EDGE_DET_BOT, src_tb_edge); >> video->frame_top = FIELD_GET(VE_SRC_TB_EDGE_DET_TOP, src_tb_edge); >> + >> + /* >> + * This is a workaround for polarity detection when the sync >> + * value is larger than half. >> + */ >> + if (vsync > (vtotal / 2)) >> + det->polarities &= ~V4L2_DV_VSYNC_POS_POL; >> + else >> + det->polarities |= V4L2_DV_VSYNC_POS_POL; >> + >> if (det->polarities & V4L2_DV_VSYNC_POS_POL) { >> det->vbackporch = video->frame_top - vsync; >> det->vfrontporch = vtotal - video->frame_bottom; >> @@ -1003,6 +1013,16 @@ static void aspeed_video_get_resolution(struct aspeed_video *video) >> >> video->frame_right = FIELD_GET(VE_SRC_LR_EDGE_DET_RT, src_lr_edge); >> video->frame_left = FIELD_GET(VE_SRC_LR_EDGE_DET_LEFT, src_lr_edge); >> + >> + /* >> + * This is a workaround for polarity detection when the sync >> + * value is larger than half. >> + */ >> + if (hsync > (htotal / 2)) >> + det->polarities &= ~V4L2_DV_HSYNC_POS_POL; >> + else >> + det->polarities |= V4L2_DV_HSYNC_POS_POL; >> + >> if (det->polarities & V4L2_DV_HSYNC_POS_POL) { >> det->hbackporch = video->frame_left - hsync; >> det->hfrontporch = htotal - video->frame_right; -- Best Regards Jammy