Received: by 2002:a05:6a10:af89:0:0:0:0 with SMTP id iu9csp3406911pxb; Mon, 24 Jan 2022 08:57:35 -0800 (PST) X-Google-Smtp-Source: ABdhPJx5E/5xeXWpIZyJAthlbRq/fn2NUQIFxUsOYXVLAygPpwwWprS8AHSuMIpUfDN+Xoyy7vkw X-Received: by 2002:a17:902:b70a:b0:149:9840:3fa1 with SMTP id d10-20020a170902b70a00b0014998403fa1mr15235898pls.74.1643043455275; Mon, 24 Jan 2022 08:57:35 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1643043455; cv=none; d=google.com; s=arc-20160816; b=yDk7GD1wnEgUHNAiYapR4SeEM89s1LaE0nacTYM6yJg5/heXmEPVTd7o87fM6f47u4 0aysEK0OFye9K/Xok1qHy5fgt1EnoAPr7rNlMVFo5WpykK/DLQHU2yqdo0R03ImKchAv lSWF9vU3UUBhfK/KoMOsh5Qp8bHsAOgIt23bVEc3T9tdjAutBU+8PQ4FRN51+lgeGLpJ mt8gjke3AKabcwd1/8edzIRW1jmTGXvm69psokJPBZRcr0hnGygYiL55uCKsxZ+ZbYr7 Q5BeWPw3JU5wXIpsAo7K6breMXa8jONDVemW61jE8mVWE2rGdSOB/eStLsCBGG6HIwA3 COVA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=dZzloF4oT5jbyzBQY8Mdf2h+6q83pUadE06GE3Me2tI=; b=fmLsA9OtnuH4qwiuNxzD02AbD26ZKZO0tSetH+LKgDPj+ICPgnoSn/67jT56VXuwlz 3U7FZP7M6I7Y0PIZ5qslNIQMqJlozxfKq+ii9o68wYYpOeY704xP0YzqfP21QP1qHwne CJxjOmMw5iXIKRX3ub7NY3YTZVNrE/angUYfu6jp+wljta7P6NmCErV6V4PaqGyXcnMc Cf76A8PPhevTLOj7M4dtiUmtE8lxVf54jhWQoXBb9QkQeLaMBtgD901ocYi1W0lB6Rj4 Yy54V7lSZf+p+MDHsLL320/6WPqEww2o1Zm89miw0ctT/e02FlpLlzVXgPlGd7Xla0jv O2oA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=ETnxNKJ+; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id j19si12456437pll.354.2022.01.24.08.57.23; Mon, 24 Jan 2022 08:57:35 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=ETnxNKJ+; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S241326AbiAXEXm (ORCPT + 99 others); Sun, 23 Jan 2022 23:23:42 -0500 Received: from alexa-out-sd-02.qualcomm.com ([199.106.114.39]:56030 "EHLO alexa-out-sd-02.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241316AbiAXEXj (ORCPT ); Sun, 23 Jan 2022 23:23:39 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1642998219; x=1674534219; h=from:to:cc:subject:date:message-id:mime-version; bh=dZzloF4oT5jbyzBQY8Mdf2h+6q83pUadE06GE3Me2tI=; b=ETnxNKJ+ZkZSK3YKGYWFrubYGpy0lg0zkANcksreZx1VlB5ScuKUx/yV /AX7cqyQcXXtKrjm9VjpGP1AYFnHsi1Zs6ZuCghPt2B/VdKPm+qQMyO9c EdZz3Api9g3ZL3WyUX/ZjxxcNJ2h/RAobQu29jSZcBa2A4fAl7jZM0KYE 0=; Received: from unknown (HELO ironmsg03-sd.qualcomm.com) ([10.53.140.143]) by alexa-out-sd-02.qualcomm.com with ESMTP; 23 Jan 2022 20:23:39 -0800 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg03-sd.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 23 Jan 2022 20:23:36 -0800 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.922.19; Sun, 23 Jan 2022 20:23:36 -0800 Received: from jprakash-linux.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.922.19; Sun, 23 Jan 2022 20:23:26 -0800 From: Jishnu Prakash To: , , , , , , , , , , , , , , , , , CC: , , , , , Jishnu Prakash Subject: [PATCH V4 0/4] thermal: qcom: Add support for PMIC5 Gen2 ADC_TM Date: Mon, 24 Jan 2022 09:53:10 +0530 Message-ID: <1642998194-12899-1-git-send-email-quic_jprakash@quicinc.com> X-Mailer: git-send-email 2.7.4 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Changes in v4: Addressed comments given by Jonathan (for using put_unaligned_le16) and by Dmitry (for using separate init function and correcting args_count) for qcom-spmi-adc-tm5.c in patch 4. Added init function in patch 3. Changes in v3: Addressed comments given by Jonathan for qcom-spmi-adc-tm5.yaml. Addressed comments given by Dmitry and Jonathan for qcom-spmi-adc-tm5.c. Split patch for qcom-spmi-adc-tm5.c into two parts, one to refactor code to support multiple device generations and the second to add actual Gen2 ADC_TM changes. Changes in v2: Split IIO file changes into separate patch. Addressed comments given by Dmitry for qcom-spmi-adc-tm5.c. Changes in v1: PMIC5 Gen2 ADC_TM is supported on PMIC7 chips and is a close counterpart of PMIC7 ADC. It has the same functionality as PMIC5 ADC_TM, to support generating interrupts on ADC value crossing upper or lower thresholds for monitored channels. Jishnu Prakash (4): dt-bindings: thermal: qcom: add PMIC5 Gen2 ADC_TM bindings iio: adc: qcom-vadc-common: add reverse scaling for PMIC5 Gen2 ADC_TM thermal: qcom: Add support for multiple generations of devices thermal: qcom: add support for PMIC5 Gen2 ADCTM .../bindings/thermal/qcom-spmi-adc-tm5.yaml | 110 ++++- drivers/iio/adc/qcom-vadc-common.c | 11 + drivers/thermal/qcom/qcom-spmi-adc-tm5.c | 486 +++++++++++++++++++-- include/linux/iio/adc/qcom-vadc-common.h | 2 + 4 files changed, 569 insertions(+), 40 deletions(-) -- 2.7.4