Received: by 2002:a05:6a10:af89:0:0:0:0 with SMTP id iu9csp5959137pxb; Thu, 27 Jan 2022 03:29:10 -0800 (PST) X-Google-Smtp-Source: ABdhPJwVHd7ugmcYX4QRyWP1vjP0LMSzdpt7dTYy3ygmj/f9o5wEaK0vptEzsexlHXD2/GT0Owbd X-Received: by 2002:a17:907:6d02:: with SMTP id sa2mr2654864ejc.198.1643282950062; Thu, 27 Jan 2022 03:29:10 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1643282950; cv=none; d=google.com; s=arc-20160816; b=psdS4NCh7CtQ/06/HWxcpCJv5ka4060yvANRrnnvjEtpToCvMiu2M5SkaZt0igh3U9 nWvV4bb6vJdXXrWWrcS33apqJzk6IfOTz5U0Gut/nglKPr8ylbooRKd3YI+p3s2l2Sj+ P16rg2KgwQxaiayk7Azc0/39YwCN5f7Nm/eDrlyutwe4DOFxaXlmXCJzdGYW29CxEFmL 2NuJPK2vjNivmQ3vzm3JSHo4gbJ6AjzRW5GJ55FaxfAqhHpXMP89qmch4MkWBS9VZSK7 VJpsnaxWNNOTyW/+41YlIr1w0nKWNpikEQKFvBMNH7sPUF1K+C44NDkLV0STbHT6Wr0m gtlA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:date:cc:to:from:subject:message-id; bh=c5r7FEwh4uDCa4A5wglkShMZWHXtUouMDQD2EXQCZIw=; b=Rw2gocYm+kW+IqpqTYQU4vq7D+bC4LVJXwR84zUhISMTGsJi/xm9zaOoCz5lNq06dx xoL/owE55ubE4Rxp0gz/sFm6DHcegcIogzhSuxZGxRLU/gHuzNVzfK65uuW7/lwjgffR 3IaElMzWNhvSNWdh98x+cIX0hzQBTkscf70Oy7LS8oIUUdfT8GeH7F5+qf0ZzbVfdFdU T3vl1n9Z9bGGENTeIkQze+LJYJVRWf05fKtsmECZXM0cSVL8qICxhsIzm6QBSBky/Y48 tdEAw5dyurl5NNpapRUsN9OEGp2Ek1jzDkzuChyHyGRbT2noNpxiSRHKIKd+K1yNoUgD IA+Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id nb6si1268637ejc.554.2022.01.27.03.28.45; Thu, 27 Jan 2022 03:29:10 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235742AbiA0Db1 (ORCPT + 99 others); Wed, 26 Jan 2022 22:31:27 -0500 Received: from mailgw01.mediatek.com ([60.244.123.138]:49174 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S230210AbiA0Db0 (ORCPT ); Wed, 26 Jan 2022 22:31:26 -0500 X-UUID: 78452bdbb89241cf88cf24a251dadbd2-20220127 X-UUID: 78452bdbb89241cf88cf24a251dadbd2-20220127 Received: from mtkcas11.mediatek.inc [(172.21.101.40)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1280028667; Thu, 27 Jan 2022 11:31:15 +0800 Received: from mtkexhb01.mediatek.inc (172.21.101.102) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 27 Jan 2022 11:31:14 +0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkexhb01.mediatek.inc (172.21.101.102) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 27 Jan 2022 11:31:14 +0800 Received: from mhfsdcap04 (10.17.3.154) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 27 Jan 2022 11:31:12 +0800 Message-ID: Subject: Re: [PATCH v5 3/3] mmc: mediatek: add support for SDIO eint IRQ From: Chaotian Jing To: Axe Yang , Ulf Hansson , Rob Herring , Matthias Brugger , Adrian Hunter CC: Yoshihiro Shimoda , Satya Tangirala , Andy Shevchenko , Wolfram Sang , Lucas Stach , Eric Biggers , Andrew Jeffery , Stephen Boyd , Kiwoong Kim , Yue Hu , Tian Tao , , , , , , , Yong Mao Date: Thu, 27 Jan 2022 11:31:12 +0800 In-Reply-To: <20220121071942.11601-4-axe.yang@mediatek.com> References: <20220121071942.11601-1-axe.yang@mediatek.com> <20220121071942.11601-4-axe.yang@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.28.5-0ubuntu0.18.04.2 MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, 2022-01-21 at 15:19 +0800, Axe Yang wrote: > Add support for eint IRQ when MSDC is used as an SDIO host. This > feature requires SDIO device support async IRQ function. With this > feature, SDIO host can be awakened by SDIO card in suspend state, > without additional pin. > > MSDC driver will time-share the SDIO DAT1 pin. During suspend, MSDC > turn off clock and switch SDIO DAT1 pin to GPIO mode. And during > resume, switch GPIO function back to DAT1 mode then turn on clock. > > Some device tree property should be added or modified in MSDC node > to support SDIO eint IRQ. Pinctrls named state_dat1 and state_eint > are mandatory. And cap-sdio-async-irq flag is necessary since this > feature depends on asynchronous interrupt: > &mmcX { > ... > pinctrl-names = "default", "state_uhs", "state_eint", > "state_dat1"; > ... > pinctrl-2 = <&mmc2_pins_eint>; > pinctrl-3 = <&mmc2_pins_dat1>; > ... > cap-sdio-async-irq; > ... > }; > > Co-developed-by: Yong Mao > Signed-off-by: Yong Mao > Signed-off-by: Axe Yang Acked-by: Chaotian Jing > --- > drivers/mmc/host/mtk-sd.c | 123 +++++++++++++++++++++++++++++++++++- > -- > 1 file changed, 115 insertions(+), 8 deletions(-) > > diff --git a/drivers/mmc/host/mtk-sd.c b/drivers/mmc/host/mtk-sd.c > index 65037e1d7723..f8e38228d810 100644 > --- a/drivers/mmc/host/mtk-sd.c > +++ b/drivers/mmc/host/mtk-sd.c > @@ -1,6 +1,6 @@ > // SPDX-License-Identifier: GPL-2.0-only > /* > - * Copyright (c) 2014-2015 MediaTek Inc. > + * Copyright (c) 2014-2015, 2022 MediaTek Inc. > * Author: Chaotian.Jing > */ > > @@ -9,6 +9,7 @@ > #include > #include > #include > +#include > #include > #include > #include > @@ -440,8 +441,12 @@ struct msdc_host { > struct pinctrl *pinctrl; > struct pinctrl_state *pins_default; > struct pinctrl_state *pins_uhs; > + struct pinctrl_state *pins_eint; > + struct pinctrl_state *pins_dat1; > struct delayed_work req_timeout; > int irq; /* host interrupt */ > + int eint_irq; /* device interrupt */ > + int sdio_irq_cnt; /* irq enable cnt */ > struct reset_control *reset; > > struct clk *src_clk; /* msdc source clock */ > @@ -465,6 +470,7 @@ struct msdc_host { > bool hs400_tuning; /* hs400 mode online tuning */ > bool internal_cd; /* Use internal card-detect logic */ > bool cqhci; /* support eMMC hw cmdq */ > + bool sdio_eint_ready; /* Ready to support SDIO eint > interrupt */ > struct msdc_save_para save_para; /* used when gate HCLK */ > struct msdc_tune_para def_tune_para; /* default tune setting */ > struct msdc_tune_para saved_tune_para; /* tune result of > CMD21/CMD19 */ > @@ -1527,10 +1533,12 @@ static void msdc_enable_sdio_irq(struct > mmc_host *mmc, int enb) > __msdc_enable_sdio_irq(host, enb); > spin_unlock_irqrestore(&host->lock, flags); > > - if (enb) > - pm_runtime_get_noresume(host->dev); > - else > - pm_runtime_put_noidle(host->dev); > + if (mmc->card && !mmc->card->cccr.enable_async_irq) { > + if (enb) > + pm_runtime_get_noresume(host->dev); > + else > + pm_runtime_put_noidle(host->dev); > + } > } > > static irqreturn_t msdc_cmdq_irq(struct msdc_host *host, u32 intsts) > @@ -2461,6 +2469,48 @@ static const struct mmc_host_ops mt_msdc_ops = > { > .hw_reset = msdc_hw_reset, > }; > > +static irqreturn_t msdc_sdio_eint_irq(int irq, void *dev_id) > +{ > + struct msdc_host *host = dev_id; > + struct mmc_host *mmc = mmc_from_priv(host); > + > + spin_lock(&host->lock); > + if (likely(host->sdio_irq_cnt > 0)) { > + disable_irq_nosync(host->eint_irq); > + disable_irq_wake(host->eint_irq); > + host->sdio_irq_cnt--; > + } > + spin_unlock(&host->lock); > + > + sdio_signal_irq(mmc); > + > + return IRQ_HANDLED; > +} > + > +static int msdc_request_dat1_eint_irq(struct msdc_host *host) > +{ > + struct gpio_desc *desc; > + int irq, ret; > + > + desc = devm_gpiod_get(host->dev, "eint", GPIOD_IN); > + if (IS_ERR(desc)) > + return PTR_ERR(desc); > + > + irq = gpiod_to_irq(desc); > + if (irq < 0) > + return irq; > + > + ret = devm_request_threaded_irq(host->dev, irq, NULL, > msdc_sdio_eint_irq, > + IRQF_TRIGGER_LOW | IRQF_ONESHOT > | IRQF_NO_AUTOEN, > + "sdio-eint", host); > + if (ret) > + return ret; > + > + host->eint_irq = irq; > + > + return 0; > +} > + > static const struct cqhci_host_ops msdc_cmdq_ops = { > .enable = msdc_cqe_enable, > .disable = msdc_cqe_disable, > @@ -2631,6 +2681,23 @@ static int msdc_drv_probe(struct > platform_device *pdev) > goto host_free; > } > > + if (!(mmc->caps2 & MMC_CAP2_NO_SDIO) && (mmc->caps2 & > MMC_CAP2_SDIO_ASYNC_IRQ)) { > + /* Support for SDIO eint irq */ > + host->pins_eint = pinctrl_lookup_state(host->pinctrl, > "state_eint"); > + if (IS_ERR(host->pins_eint)) { > + dev_dbg(&pdev->dev, "Cannot find pinctrl > eint!\n"); > + } else { > + host->pins_dat1 = pinctrl_lookup_state(host- > >pinctrl, "state_dat1"); > + if (IS_ERR(host->pins_dat1)) { > + ret = dev_err_probe(&pdev->dev, > PTR_ERR(host->pins_dat1), > + "Cannot find > pinctrl dat1!\n"); > + goto host_free; > + } > + > + host->sdio_eint_ready = true; > + } > + } > + > msdc_of_property_parse(pdev, host); > > host->dev = &pdev->dev; > @@ -2722,6 +2789,16 @@ static int msdc_drv_probe(struct > platform_device *pdev) > if (ret) > goto release; > > + if (host->sdio_eint_ready) { > + ret = msdc_request_dat1_eint_irq(host); > + if (ret) { > + dev_err(host->dev, "Failed to register data1 > eint irq!\n"); > + goto release; > + } > + > + pinctrl_select_state(host->pinctrl, host->pins_dat1); > + } > + > pm_runtime_set_active(host->dev); > pm_runtime_set_autosuspend_delay(host->dev, > MTK_MMC_AUTOSUSPEND_DELAY); > pm_runtime_use_autosuspend(host->dev); > @@ -2843,8 +2920,22 @@ static int __maybe_unused > msdc_runtime_suspend(struct device *dev) > { > struct mmc_host *mmc = dev_get_drvdata(dev); > struct msdc_host *host = mmc_priv(mmc); > + unsigned long flags; > > msdc_save_reg(host); > + > + if (host->sdio_eint_ready) { > + disable_irq(host->irq); > + pinctrl_select_state(host->pinctrl, host->pins_eint); > + spin_lock_irqsave(&host->lock, flags); > + if (host->sdio_irq_cnt == 0) { > + enable_irq(host->eint_irq); > + enable_irq_wake(host->eint_irq); > + host->sdio_irq_cnt++; > + } > + sdr_clr_bits(host->base + SDC_CFG, SDC_CFG_SDIOIDE); > + spin_unlock_irqrestore(&host->lock, flags); > + } > msdc_gate_clock(host); > return 0; > } > @@ -2853,6 +2944,7 @@ static int __maybe_unused > msdc_runtime_resume(struct device *dev) > { > struct mmc_host *mmc = dev_get_drvdata(dev); > struct msdc_host *host = mmc_priv(mmc); > + unsigned long flags; > int ret; > > ret = msdc_ungate_clock(host); > @@ -2860,10 +2952,25 @@ static int __maybe_unused > msdc_runtime_resume(struct device *dev) > return ret; > > msdc_restore_reg(host); > + > + if (host->sdio_eint_ready) { > + spin_lock_irqsave(&host->lock, flags); > + if (host->sdio_irq_cnt > 0) { > + disable_irq_nosync(host->eint_irq); > + disable_irq_wake(host->eint_irq); > + host->sdio_irq_cnt--; > + sdr_set_bits(host->base + SDC_CFG, > SDC_CFG_SDIOIDE); > + } else { > + sdr_clr_bits(host->base + MSDC_INTEN, > MSDC_INTEN_SDIOIRQ); > + } > + spin_unlock_irqrestore(&host->lock, flags); > + pinctrl_select_state(host->pinctrl, host->pins_uhs); > + enable_irq(host->irq); > + } > return 0; > } > > -static int __maybe_unused msdc_suspend(struct device *dev) > +static int __maybe_unused msdc_suspend_noirq(struct device *dev) > { > struct mmc_host *mmc = dev_get_drvdata(dev); > int ret; > @@ -2877,13 +2984,13 @@ static int __maybe_unused msdc_suspend(struct > device *dev) > return pm_runtime_force_suspend(dev); > } > > -static int __maybe_unused msdc_resume(struct device *dev) > +static int __maybe_unused msdc_resume_noirq(struct device *dev) > { > return pm_runtime_force_resume(dev); > } > > static const struct dev_pm_ops msdc_dev_pm_ops = { > - SET_SYSTEM_SLEEP_PM_OPS(msdc_suspend, msdc_resume) > + SET_NOIRQ_SYSTEM_SLEEP_PM_OPS(msdc_suspend_noirq, > msdc_resume_noirq) > SET_RUNTIME_PM_OPS(msdc_runtime_suspend, msdc_runtime_resume, > NULL) > }; >