Received: by 2002:a05:6a10:af89:0:0:0:0 with SMTP id iu9csp6074562pxb; Thu, 27 Jan 2022 06:04:07 -0800 (PST) X-Google-Smtp-Source: ABdhPJxg8LoPPKOxF6lFCij8ixzu9Aa6j/eqbVObTTyOcQV46PjMd1RExJLSAEg32J2KHquDLNkI X-Received: by 2002:a17:906:4fd2:: with SMTP id i18mr3202200ejw.206.1643292246872; Thu, 27 Jan 2022 06:04:06 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1643292246; cv=none; d=google.com; s=arc-20160816; b=iPDJEe+D8dJFce7w+znuIRqHLOJ8HYgSV0Z7gie3e/idmo+6HWEPspbT+DihcxZ3T6 oM2WLbmyvJOMCqYR7Iah19COAuytu/mHtmhv0SzpD8l2yThBPqKSqNlPoAL/kbH2iVhs PU7EyAbg9SGFnBHad0eFY4pqd2wYBiAagFNyzmO6CyaULrJhHLx1UJA2WjIK8h0gjUpm 8qVqeny3GWZ8SldxaoEQ948l/f3zOi+zlRz0shCPQUe8mQJSFbcdou/a7D6ZiZo+SK3h eKU79bLducLuF2JxxX00hu2pPVGORCklJN3Hsn6mLgd64gS2VvajPf0Jr80GtPLKyIC5 cEng== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=mFlPNohioylVZ6TzuDEF1YOceKLEX6bvfPEUnxwBSPg=; b=xI2qi2MH4YCergr8S7ZSLXBVPm7qZoYPMSTkHTSxeYPl6wj1RPwm5fefuYoEn6FxDk CjXzCbadPOw5tLaGb+jwP4g6UEGU/yJ0EgPyFFzSdQN87HT4zCVz+o/j8gM0YLaYn68v UQu12AnGAa3U5FC1tsXQY/sZhb5Bb/rd07L4/iYBJwTJjvwJ3iabD96kX8tY2viArDXR LUHgLOygrNBIKIONgPF2nPNrTx0fyG4mq3UU2YpsKGh53gmoMDQBbre1WZaZNqKLc2Bd 2zltCnXThpuOucQDIzCCsVNRmXoMgZLA6VTbtD4VOn8QvG022mYqIeJ14PUwVgidII0z d8VQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=XFXzHL+k; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id hs12si1354125ejc.232.2022.01.27.06.03.33; Thu, 27 Jan 2022 06:04:06 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=XFXzHL+k; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237398AbiA0Hfg (ORCPT + 99 others); Thu, 27 Jan 2022 02:35:36 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36810 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230174AbiA0Hff (ORCPT ); Thu, 27 Jan 2022 02:35:35 -0500 Received: from mail-lf1-x134.google.com (mail-lf1-x134.google.com [IPv6:2a00:1450:4864:20::134]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 132BDC061714 for ; Wed, 26 Jan 2022 23:35:35 -0800 (PST) Received: by mail-lf1-x134.google.com with SMTP id a28so3586345lfl.7 for ; Wed, 26 Jan 2022 23:35:34 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=mFlPNohioylVZ6TzuDEF1YOceKLEX6bvfPEUnxwBSPg=; b=XFXzHL+kIWa4NRQpGa6wnShMiw3hMRKNdslDa69Y5VYsiAda4Q+QgRSLTgcbuSGw4G gAVH55GiAna7rm2tROsn6FnVPvuKF+3XdMAJToQwfid1OfbuefnYGCCWkw4bsDJN2H3k +GOAlBrR1PYeGFQ9dEgDTCuFU2ltP8CNM1ldIB+UAx2HTyiBX1m8FTns7P/3xmo2hlmz QW8uZ4Ct/Xo5UBimw9CZLN8Q7kOHYxXGHemjQAgUPoYxzNcW3ckQMzUX2wMuY/jzWHrs CXM4MnBAUEqRbQVKS0/N+S5OHEm6fjvQM59ZeuLL/RfzperAIe0v4ur5lVRDVX7p9AWN zo0Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=mFlPNohioylVZ6TzuDEF1YOceKLEX6bvfPEUnxwBSPg=; b=mKwJB8+BR4fEQRXewSTnVg/o2K/6GgqyRVQAPflHINagHT3ikp6dyzJnLcYvvUgYsd Davt+xzF1ltcusJhncQT9LuLBkqsnUS7S7o9NfxrcBNaptTx8szKJJ2uUUZT8RySAHyN q4lqCzbQjLynOLZWzoEgkNnKa9KuDMfM3K7xSULImlrgrOgtROFf9oWStZLEbqg1fzUt jMsr1QvCrzksKDmN4mYD+R2YdoVscNr5UDKAJmsnLhOd2Pt3kGetmCkm3XDFawa6S2UV Z0NV+rytKJWr/cBKsihvjy7lPh8TAA6XDvSoaK17OGg/UWr/AN+ZUXKGEPPm09daXCeX 591Q== X-Gm-Message-State: AOAM533339hq92qDkXtv5qC8+u4tWxfIKIXql9FmTNgpGYwFPU7WRucU JhD5rznr4oYtGzcbRXegu1GTzRbxpJGM39yGduuhGQ== X-Received: by 2002:a05:6512:3052:: with SMTP id b18mr2082206lfb.5.1643268933354; Wed, 26 Jan 2022 23:35:33 -0800 (PST) MIME-Version: 1.0 References: <163a2cf11b2aceee2a1b8dc83251576d2371d4a6.1642383007.git.zong.li@sifive.com> In-Reply-To: From: Zong Li Date: Thu, 27 Jan 2022 15:35:21 +0800 Message-ID: Subject: Re: [PATCH v4 1/3] riscv: dts: Add dma-channels property in dma node To: Vinod Koul Cc: Rob Herring , Paul Walmsley , Palmer Dabbelt , Albert Ou , Krzysztof Kozlowski , Conor Dooley , Geert Uytterhoeven , Bin Meng , Green Wan , dmaengine , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , "linux-kernel@vger.kernel.org List" , linux-riscv Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Jan 27, 2022 at 3:03 PM Vinod Koul wrote: > > On 17-01-22, 09:35, Zong Li wrote: > > Add dma-channels property, then we can determine how many channels there > > by device tree. > > > > Signed-off-by: Zong Li > > --- > > arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi | 1 + > > arch/riscv/boot/dts/sifive/fu540-c000.dtsi | 1 + > > 2 files changed, 2 insertions(+) > > > > diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi b/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi > > index c9f6d205d2ba..3c48f2d7a4a4 100644 > > --- a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi > > +++ b/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi > > @@ -188,6 +188,7 @@ dma@3000000 { > > Unrelated but the node name should be dma-controller@... > Thanks for the correction, I guess we could give another patch for changing the node name. > > reg = <0x0 0x3000000 0x0 0x8000>; > > interrupt-parent = <&plic>; > > interrupts = <23 24 25 26 27 28 29 30>; > > + dma-channels = <4>; > > #dma-cells = <1>; > > }; > > > > diff --git a/arch/riscv/boot/dts/sifive/fu540-c000.dtsi b/arch/riscv/boot/dts/sifive/fu540-c000.dtsi > > index 0655b5c4201d..2bdfe7f06e4b 100644 > > --- a/arch/riscv/boot/dts/sifive/fu540-c000.dtsi > > +++ b/arch/riscv/boot/dts/sifive/fu540-c000.dtsi > > @@ -171,6 +171,7 @@ dma: dma@3000000 { > > reg = <0x0 0x3000000 0x0 0x8000>; > > interrupt-parent = <&plic0>; > > interrupts = <23 24 25 26 27 28 29 30>; > > + dma-channels = <4>; > > #dma-cells = <1>; > > }; > > uart1: serial@10011000 { > > -- > > 2.31.1 > > -- > ~Vinod