Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
From:   Michael Riesch <michael.riesch@wolfvision.net>
To:     devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
        linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org
Cc:     Rob Herring <robh+dt@kernel.org>, Heiko Stuebner <heiko@sntech.de>,
        Michael Riesch <michael.riesch@wolfvision.net>,
        Liang Chen <cl@rock-chips.com>, sha@pengutronix.de
Subject: [PATCH 1/2] arm64: dts: rockchip: fix vcc3v3_lcd{0,1}_n regulators in rk3568-evb1-10
Date:   Sat, 29 Jan 2022 17:24:39 +0100
Message-Id: <20220129162440.5415-1-michael.riesch@wolfvision.net>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?gAW0h5b23IwbvQe26fXIAni1ggJRhYbOviEJsS2N85z0ErH1Tu1b/+FEXuNN?=
 =?us-ascii?Q?7LhyF/gb2g+UmQMs32+DdrmudC1xM97HDrIcr4q2rU86ZGDCgzxX7J1jAMJc?=
 =?us-ascii?Q?FFuoUeqGHPTzvECAlON8lTqWQQDjg6RIHp+6cE12iqp8tzbSSYE/QiRAOqYl?=
 =?us-ascii?Q?wD63hXHhN6MEjEdfYAszWuH0esQB0tz4JhPmq8p7KEFB9bKrqRyrxGe+SFkv?=
 =?us-ascii?Q?pPAIordZFA/b3224/r8vdS63epQ/MzkernNEW7Z/0X0/OZ7cESK/ZZb3//9H?=
 =?us-ascii?Q?U14x5gjNgjXuDEXAYzc0z/i7lUkz8gC9ivB4kIjcHq6HzReIxtN79yxP8a2z?=
 =?us-ascii?Q?yK/atYY6wGTwWNH4/SdwpPlw+oKd+ylJDoh/aVEEBD/UnXtkuio0TFnUBIIE?=
 =?us-ascii?Q?cpRRfNo7b9N6Pn3zCP3/0uwSF3lznZGQkiC0bY17t6Im3u/fo9X7DQDtXP9X?=
 =?us-ascii?Q?bPdHbGEY42s2e+wysgR7e7x8ses3Y1qS8Eh6AknXzUV6Yw74EUz6nQI7z/sT?=
 =?us-ascii?Q?C3hgI+t8OnTvOxQpzgMRFz/8IKLWMrvuuQjISk1PRYuJpAQjVstNB7bLPrlt?=
 =?us-ascii?Q?7TPSQwIKNSYVFtg0Co7v0x+MN2luYLslWg9ftMHfCPs639jdw6SCsaJuC+iH?=
 =?us-ascii?Q?mx4otPkAjDZCpI0du3zK7wCnUJOgOUku010Og766kbqsDhzxurgonvNjzj+o?=
 =?us-ascii?Q?EASbz+a5kyzSlcjhRP2MhNExmpiZjWVIhn6Wp0z19+hc/jptcey4fJDdES1n?=
 =?us-ascii?Q?BQv+RN7+tXqGvyVlajwAbt2eWMTv8LbAgupNzV5g5jjdbyit29f8U4F5+jqW?=
 =?us-ascii?Q?bDx2hEtaFptvTcZvJEU0o2t6qS/VTMLjRebb3VJIqkw2ZUNyRNvhK85RGz2k?=
 =?us-ascii?Q?5IhnixNMrhgt6aD9qBiXv4tRDDFUEX7xVGRDLiRVLkeUJM3QHCMLIA2nynGf?=
 =?us-ascii?Q?4PNRgvc2C7CGO4/Oml6vlvtS1DGUVdyS2PWrjVymQTt4otFi6cxRKT7/5PgY?=
 =?us-ascii?Q?JQYTrsTlxeEOnDj5Mz58wD0EtMxmbBpqx+5bBmDTA3TwHvwVFsjWMMLkpbHz?=
 =?us-ascii?Q?plAgV5PGutAO8RjCjp1IDR6vTHelcNtWjcSIVQiPpcMH/lMDje8VAcVtJvZi?=
 =?us-ascii?Q?K9xC/pyWIoORheWyYO0UfHJG5DWv3AHfYXfrBMWziATBmWcaYIkjt3l+ujTp?=
 =?us-ascii?Q?ONsQW3irx2mZWbhX51SOwUlYgpLn5ANJpoh5yRVBMNA/F0SqFQ/uNveM9S6H?=
 =?us-ascii?Q?6JLXoH5lUTwcRiMODCDYhq5BvMBJQNXZpBcOBJbTHL2kkmPJoKBNeI/h2LQp?=
 =?us-ascii?Q?hyxokfeeFUp4uRnaG+Z/EmnoIWcnR11jsWUjWgO0rB/pHIMwn9Jljtl910oy?=
 =?us-ascii?Q?tc13JTzzqj8BZRrkGtYR0TR/oA1DKlBxt9qA5XQwhlJMoCTYDyA/0oc/bR6d?=
 =?us-ascii?Q?EMEpNaS165rh8UxYbH4SDdyJ1opQha1ub691ZXG1C3EdKxKaKO31HZMAu7Jb?=
 =?us-ascii?Q?m5IYNtjEfzIfjgFiQS9W9imDWY11r1InRbiGrZCl9DXusJcYYAuGKV0WAtjy?=
 =?us-ascii?Q?QaeHNdxCVFDieHMZHBdayDgdZAQh9+Aq93OolFwc880xSYvcnTU+2HZXxZxZ?=
 =?us-ascii?Q?VpzQXPEE0b1Pmh55BP/D7KJkD0B/YRm1QORdnnYdhwKDRraqDmA1H7KyA9Pi?=
 =?us-ascii?Q?5xk+AMT8G3R+5v+scdwwTTVJ3clM1v52LXYR4TkSJ2i1fOQG2QmqsQ13idJZ?=
 =?us-ascii?Q?2TihXht2qg=3D=3D?=
X-OriginatorOrg: wolfvision.net
X-MS-Exchange-CrossTenant-Network-Message-Id: 4ece8125-0fc4-49d3-c4d8-08d9e343e01d
X-MS-Exchange-CrossTenant-AuthSource: HE1PR0802MB2426.eurprd08.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Jan 2022 16:24:51.5278
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: e94ec9da-9183-471e-83b3-51baa8eb804f
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: W6HBbTpqg1MVecKtZhhDf4vJNYm72Hn+qrAJkQRtWDsg5I2g/WVBJd1TOfP7Wy08fnVyzdViDVCK6CvbdZne3WgXzFxv2bfo/qxWpyPrIEA=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR08MB6375
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

The voltages VCC3V3_LCD{0,1} can be enabled with the pins GPIO0_C7 and
GPIO0_C5, respectively. This patch modifies the device tree in order to
reflect this.

Signed-off-by: Michael Riesch <michael.riesch@wolfvision.net>
---
 .../boot/dts/rockchip/rk3568-evb1-v10.dts     | 25 +++++++++++++++++--
 1 file changed, 23 insertions(+), 2 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk3568-evb1-v10.dts b/arch/arm64/boot/dts/rockchip/rk3568-evb1-v10.dts
index 184e2aa2416a..197aaf7ee348 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568-evb1-v10.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3568-evb1-v10.dts
@@ -56,7 +56,13 @@ vcc5v0_sys: vcc5v0-sys {
 	vcc3v3_lcd0_n: vcc3v3-lcd0-n {
 		compatible = "regulator-fixed";
 		regulator-name = "vcc3v3_lcd0_n";
-		regulator-boot-on;
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		enable-active-high;
+		gpio = <&gpio0 RK_PC7 GPIO_ACTIVE_HIGH>;
+		vin-supply = <&vcc3v3_sys>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&vcc3v3_lcd0_n_en>;
 
 		regulator-state-mem {
 			regulator-off-in-suspend;
@@ -66,7 +72,13 @@ regulator-state-mem {
 	vcc3v3_lcd1_n: vcc3v3-lcd1-n {
 		compatible = "regulator-fixed";
 		regulator-name = "vcc3v3_lcd1_n";
-		regulator-boot-on;
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		enable-active-high;
+		gpio = <&gpio0 RK_PC5 GPIO_ACTIVE_HIGH>;
+		vin-supply = <&vcc3v3_sys>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&vcc3v3_lcd1_n_en>;
 
 		regulator-state-mem {
 			regulator-off-in-suspend;
@@ -339,6 +351,15 @@ rgmii_phy1: ethernet-phy@0 {
 };
 
 &pinctrl {
+	display {
+		vcc3v3_lcd0_n_en: vcc3v3_lcd0_n_en {
+			rockchip,pins = <0 RK_PC7 0 &pcfg_pull_none>;
+		};
+		vcc3v3_lcd1_n_en: vcc3v3_lcd1_n_en {
+			rockchip,pins = <0 RK_PC5 0 &pcfg_pull_none>;
+		};
+	};
+
 	pmic {
 		pmic_int: pmic_int {
 			rockchip,pins =
-- 
2.30.2