Received: by 2002:a05:6a10:1a4d:0:0:0:0 with SMTP id nk13csp613695pxb; Tue, 1 Feb 2022 07:02:41 -0800 (PST) X-Google-Smtp-Source: ABdhPJwlqQvD52csZPRVSKPG7FC12hkiKiwXGU3uy/Pptoleuyc7sVwFb+0bqmnjOZZFdNwKlape X-Received: by 2002:a17:907:2d14:: with SMTP id gs20mr21499998ejc.149.1643727760785; Tue, 01 Feb 2022 07:02:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1643727760; cv=none; d=google.com; s=arc-20160816; b=M+HVEcaw6HoOFeZGUyWXp7UN0mKwC8arQ7Z7x1ab8ika/OpijFGDQ7PlTNAdldI7yW kSx6C1Todz9CLdjLI+ZluoqHFhzXg9W0txFlYPsoQ24IcH1jogZPxY4T6Dtr/ZcBXTKu lhDeisU5k6Z6GcsjkftGM8Kif9w/08owbCCUR4+EKegPl05g+OzuchLyGy2OXieftJAh AwNp1FrgizaKBvqTr0gcNqt21ab7b1Xf2GVtCT0IeVXtiqNuIGkso6TPkcqGGO30IdDt fFZeNAkxaWLLkFQeENAPg2oRLsy7uv+1txEYpznjeVqeRplrKGyMnl9HVfvoE9xqDxpV tGJw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:date:subject:cc:to:from :dkim-signature; bh=cRkcMtTYnyNhN2nDUqiNWWAK6twOvEAHD/NGnj5bBEc=; b=yEK+D87TnCFwWX/BhE/tveEomFqpR9btV67dfDjzKU7fkFNMDh/mujZS3+x4GsGbIx psDYctyc2CNpHarBAuDy30/gRPb5LtTpWSsg4UYsfVM12eQBtd+bA0UO0p4hs429YgRD ZAybTFlyYz0rW5a1r/9TLOywtdZz9394hp03z5ejSm54u5gXaep8IJq7CRnQfOV2dAUz +0TNTApCAe4gPNWgMyG+42KtsVYfqIji2CVmQjYRtEoUXWaZ514eujPT2bhOp9ZosECV 5i9OJdmw+Q2LFPbH9ktkLeI+k+bPbIFutqndilqVGqgi4LRH1HsmMkvOK9Uxhy1FCGx6 kdBQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=PqNUiux7; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id hg4si9859929ejc.594.2022.02.01.07.02.14; Tue, 01 Feb 2022 07:02:40 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=PqNUiux7; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1356121AbiA3UPz (ORCPT + 99 others); Sun, 30 Jan 2022 15:15:55 -0500 Received: from alexa-out.qualcomm.com ([129.46.98.28]:42867 "EHLO alexa-out.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1356106AbiA3UPw (ORCPT ); Sun, 30 Jan 2022 15:15:52 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1643573752; x=1675109752; h=from:to:cc:subject:date:message-id; bh=cRkcMtTYnyNhN2nDUqiNWWAK6twOvEAHD/NGnj5bBEc=; b=PqNUiux7CmOOOJM5X5sBP/CtH1j0EQ/Nk44s+TNjj1iKD9uiPGJvFMVn yI+6CWo8ZIZ+J/i4M2UFfluh6eqo4xxRO3kMx62bX4us2c4YgfErIMps6 J1s020x0ZC2fnGlBm2G0sy5g+LYnohcs8Rk3F+WWkXGYcpyqgDbUwor0S A=; Received: from ironmsg09-lv.qualcomm.com ([10.47.202.153]) by alexa-out.qualcomm.com with ESMTP; 30 Jan 2022 12:15:52 -0800 X-QCInternal: smtphost Received: from ironmsg02-blr.qualcomm.com ([10.86.208.131]) by ironmsg09-lv.qualcomm.com with ESMTP/TLS/AES256-SHA; 30 Jan 2022 12:15:50 -0800 X-QCInternal: smtphost Received: from rajeevny-linux.qualcomm.com ([10.204.66.121]) by ironmsg02-blr.qualcomm.com with ESMTP; 31 Jan 2022 01:45:21 +0530 Received: by rajeevny-linux.qualcomm.com (Postfix, from userid 2363605) id 9041421ACE; Mon, 31 Jan 2022 01:45:21 +0530 (IST) From: Rajeev Nandan To: dri-devel@lists.freedesktop.org, linux-arm-msm@vger.kernel.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org Cc: Rajeev Nandan , linux-kernel@vger.kernel.org, sean@poorly.run, robdclark@gmail.com, robh+dt@kernel.org, robh@kernel.org, quic_abhinavk@quicinc.com, quic_kalyant@quicinc.com, quic_mkrishn@quicinc.com, jonathan@marek.ca, dmitry.baryshkov@linaro.org, airlied@linux.ie, daniel@ffwll.ch, swboyd@chromium.org Subject: [v5 0/3] drm/msm/dsi: Add 10nm dsi phy tuning configuration support Date: Mon, 31 Jan 2022 01:45:16 +0530 Message-Id: <1643573719-32095-1-git-send-email-quic_rajeevny@quicinc.com> X-Mailer: git-send-email 2.7.4 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This series is to add DSI PHY tuning support in Qualcomm Snapdragon SoCs with 10nm DSI PHY e.g. SC7180 In most cases the default values of DSI PHY tuning registers should be sufficient as they are fully optimized. However, in some cases (for example, where extreme board parasitics cause the eye shape to degrade), the override bits can be used to improve the signal quality. Different DSI PHY versions have different configurations to adjust the drive strength, drive level, de-emphasis, etc. The current series has only those configuration options supported by 10nm PHY, e.g. drive strength and drive level. The number of registers to configure the drive strength are different for 7nm PHY. The design can be extended to other DSI PHY versions if required, as each PHY version can have its callback to get the input from DT and prepare register values. Changes in v2: - Addressed dt-bindings comments (Stephen Boyd, Dmitry Baryshkov) - Split into generic code and 10nm-specific part (Dmitry Baryshkov) - Fix the backward compatibility (Dmitry Baryshkov) Changes in v3: - Addressed dt-bindings comments (Rob Herring, Dmitry Baryshkov) - Address comments for phy tuning data structure (Dmitry Baryshkov) - s/ops.tuning_cfg_init/ops.parse_dt_properties (Dmitry Baryshkov) Changes in v4: - Fixed dt_binding_check error (Rob Herring's bot) - Return error in case of out of range values (Dmitry Baryshkov) - Return error if dt property is present but parsing is failing Changes in v5: - Fixed missing printk arg Rajeev Nandan (3): dt-bindings: msm/dsi: Add 10nm dsi phy tuning properties drm/msm/dsi: Add dsi phy tuning configuration support drm/msm/dsi: Add 10nm dsi phy tuning configuration support .../bindings/display/msm/dsi-phy-10nm.yaml | 36 +++++++ drivers/gpu/drm/msm/dsi/phy/dsi_phy.c | 6 ++ drivers/gpu/drm/msm/dsi/phy/dsi_phy.h | 4 + drivers/gpu/drm/msm/dsi/phy/dsi_phy_10nm.c | 118 +++++++++++++++++++-- 4 files changed, 158 insertions(+), 6 deletions(-) -- 2.7.4