Received: by 2002:a05:6a10:1a4d:0:0:0:0 with SMTP id nk13csp1336797pxb; Wed, 2 Feb 2022 02:37:01 -0800 (PST) X-Google-Smtp-Source: ABdhPJxS2bOPePaYJTS6qCUiCxjWM5P3WLbaAjKhJR3m+wn4bcS8p3VINkW6UuRDzIHAKGgllM7F X-Received: by 2002:a17:907:2511:: with SMTP id y17mr24746243ejl.353.1643798221485; Wed, 02 Feb 2022 02:37:01 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1643798221; cv=none; d=google.com; s=arc-20160816; b=FaKsyKo4ESgvctnORK2T18UbExunTzie5TOemyhBJdILygdCrpHl5hr2LaHFg8t7aR tiRtecFxHihbOsWHa5X0iXt1THp9bbRHkREymetOq7nOnVGrl8rF5kpKqLZzhoznYa3r TE4POKes+g6RubWkzcfP7kfqQ7r1pQRV/xj7TkmT/gbVHs4jppEC5dFJNiZ6Ia0XS8dA 0o5FS+2OoXwfqsRlhiDmmC9kbNuBhv8KBX0qjVwxmkUn1VOL6JBCOyK6RsYbNe0iiTNs ltQVYDileU9KPl/F1rwPGOlcKT/SkQJS5pL78jUm0/jQJ4JA7FiEeXlqM+1mPkm6cEVt astQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=s+E27EXTTgktf299ScAp3x5Rb53v7EfG4eCaVZgclQY=; b=FApJ4IjdRc+G2EZ/lJDJdOmwYKVgN8OaB/jK9AlloBTczdX3L7CYsftHKKZ053fSG4 VoFa4ge1qixTr5uTuFNmra0i2r5z/Y9xQaqAeVzAEf82ybDoLbA64jcnVr1gt/FTa2wc h9Bpir2h3lCk+hMDlL5Ug/tDrN+Sw9lXpQzyt/Ydk1678sdihzo53CoxuXSU0KGOAu42 zk8TC6BHUVeJeIVYZYG7SI0mjZTfpVoBa63OiM2V/YDscRXWB1qh+EXBbKFAfMn2Hz+J w5adXUB+2fhg4VxrR0WLdc+IcpHKObre+L1BDNJn4ZbJoVbQHhl0oyfQXi3dafqoWIqT 8FhA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id x89si10784961ede.498.2022.02.02.02.36.36; Wed, 02 Feb 2022 02:37:01 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234745AbiBAVnN (ORCPT + 99 others); Tue, 1 Feb 2022 16:43:13 -0500 Received: from mail-oi1-f176.google.com ([209.85.167.176]:35581 "EHLO mail-oi1-f176.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229710AbiBAVnM (ORCPT ); Tue, 1 Feb 2022 16:43:12 -0500 Received: by mail-oi1-f176.google.com with SMTP id m10so11032050oie.2; Tue, 01 Feb 2022 13:43:12 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=s+E27EXTTgktf299ScAp3x5Rb53v7EfG4eCaVZgclQY=; b=wJ7Odr7d99X9Cjg6l7SiihUK56LBTBoCvKHb3Bfxy0Hc5vOS84yR4qk+YqtLvV7yX5 7Iz+CZ6yzeVjCnph2pAQFHzmeU04XqffEt+Qn7uRKuRkB1t4Xw+rYEg6jwsTTZuNowpB aPeqZG91l8BkI4EB8Y6KmQQH48J2OKHmnFu5xFW9rr2/WYCFpWmUlA/BoFeOESH9QiWP Oa6S+f7ljooqArl0uwDVvci7TkBSwL3nWNUzoBzxjuBhpsJhMRWOCxDxO9ZvyzN7EjFr ENaQYIs+4djUuoSwyVGI8iJLPo6KRli57v3Cl9R8mJn/yvk+EAnPwwfBjYRnvJL4BS2c u2Pg== X-Gm-Message-State: AOAM530biwtmkkiYGRo4Le5FN1CVXO0jNhVv8NowwLiDTmyqrPkHCgkF T9OYHKGNn9qinUsQuoqIb5ZPDxNqKA== X-Received: by 2002:a05:6808:d48:: with SMTP id w8mr2876352oik.204.1643751792109; Tue, 01 Feb 2022 13:43:12 -0800 (PST) Received: from xps15.herring.priv (66-90-148-213.dyn.grandenetworks.net. [66.90.148.213]) by smtp.googlemail.com with ESMTPSA id a10sm12418165oof.32.2022.02.01.13.43.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Feb 2022 13:43:11 -0800 (PST) From: Rob Herring To: Will Deacon , Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , Mark Rutland , Alexander Shishkin , Jiri Olsa , Namhyung Kim Cc: Masayoshi Mizuma , linux-perf-users@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v9] libperf: Add arm64 support to perf_mmap__read_self() Date: Tue, 1 Feb 2022 15:40:56 -0600 Message-Id: <20220201214056.702854-1-robh@kernel.org> X-Mailer: git-send-email 2.32.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the arm64 variants for read_perf_counter() and read_timestamp(). Unfortunately the counter number is encoded into the instruction, so the code is a bit verbose to enumerate all possible counters. Tested-by: Masayoshi Mizuma Signed-off-by: Rob Herring --- Arm64 kernel support landed in 5.17, but the corresponding libperf support didn't get picked up. v9: - Rebase on v5.17-rc - Add Tested-by v8: - Set attr.config1 to request user access on arm64 v7: - Move enabling of libperf user read test for arm64 to this patch --- tools/lib/perf/mmap.c | 98 +++++++++++++++++++++++++++++++ tools/lib/perf/tests/test-evsel.c | 5 +- 2 files changed, 102 insertions(+), 1 deletion(-) diff --git a/tools/lib/perf/mmap.c b/tools/lib/perf/mmap.c index f7ee07cb5818..0d1634cedf44 100644 --- a/tools/lib/perf/mmap.c +++ b/tools/lib/perf/mmap.c @@ -13,6 +13,7 @@ #include #include #include +#include #include "internal.h" void perf_mmap__init(struct perf_mmap *map, struct perf_mmap *prev, @@ -294,6 +295,103 @@ static u64 read_timestamp(void) return low | ((u64)high) << 32; } +#elif defined(__aarch64__) +#define read_sysreg(r) ({ \ + u64 __val; \ + asm volatile("mrs %0, " __stringify(r) : "=r" (__val)); \ + __val; \ +}) + +static u64 read_pmccntr(void) +{ + return read_sysreg(pmccntr_el0); +} + +#define PMEVCNTR_READ(idx) \ + static u64 read_pmevcntr_##idx(void) { \ + return read_sysreg(pmevcntr##idx##_el0); \ + } + +PMEVCNTR_READ(0); +PMEVCNTR_READ(1); +PMEVCNTR_READ(2); +PMEVCNTR_READ(3); +PMEVCNTR_READ(4); +PMEVCNTR_READ(5); +PMEVCNTR_READ(6); +PMEVCNTR_READ(7); +PMEVCNTR_READ(8); +PMEVCNTR_READ(9); +PMEVCNTR_READ(10); +PMEVCNTR_READ(11); +PMEVCNTR_READ(12); +PMEVCNTR_READ(13); +PMEVCNTR_READ(14); +PMEVCNTR_READ(15); +PMEVCNTR_READ(16); +PMEVCNTR_READ(17); +PMEVCNTR_READ(18); +PMEVCNTR_READ(19); +PMEVCNTR_READ(20); +PMEVCNTR_READ(21); +PMEVCNTR_READ(22); +PMEVCNTR_READ(23); +PMEVCNTR_READ(24); +PMEVCNTR_READ(25); +PMEVCNTR_READ(26); +PMEVCNTR_READ(27); +PMEVCNTR_READ(28); +PMEVCNTR_READ(29); +PMEVCNTR_READ(30); + +/* + * Read a value direct from PMEVCNTR + */ +static u64 read_perf_counter(unsigned int counter) +{ + static u64 (* const read_f[])(void) = { + read_pmevcntr_0, + read_pmevcntr_1, + read_pmevcntr_2, + read_pmevcntr_3, + read_pmevcntr_4, + read_pmevcntr_5, + read_pmevcntr_6, + read_pmevcntr_7, + read_pmevcntr_8, + read_pmevcntr_9, + read_pmevcntr_10, + read_pmevcntr_11, + read_pmevcntr_13, + read_pmevcntr_12, + read_pmevcntr_14, + read_pmevcntr_15, + read_pmevcntr_16, + read_pmevcntr_17, + read_pmevcntr_18, + read_pmevcntr_19, + read_pmevcntr_20, + read_pmevcntr_21, + read_pmevcntr_22, + read_pmevcntr_23, + read_pmevcntr_24, + read_pmevcntr_25, + read_pmevcntr_26, + read_pmevcntr_27, + read_pmevcntr_28, + read_pmevcntr_29, + read_pmevcntr_30, + read_pmccntr + }; + + if (counter < ARRAY_SIZE(read_f)) + return (read_f[counter])(); + + return 0; +} + +static u64 read_timestamp(void) { return read_sysreg(cntvct_el0); } + #else static u64 read_perf_counter(unsigned int counter __maybe_unused) { return 0; } static u64 read_timestamp(void) { return 0; } diff --git a/tools/lib/perf/tests/test-evsel.c b/tools/lib/perf/tests/test-evsel.c index 33ae9334861a..89be89afb24d 100644 --- a/tools/lib/perf/tests/test-evsel.c +++ b/tools/lib/perf/tests/test-evsel.c @@ -130,6 +130,9 @@ static int test_stat_user_read(int event) struct perf_event_attr attr = { .type = PERF_TYPE_HARDWARE, .config = event, +#ifdef __aarch64__ + .config1 = 0x2, /* Request user access */ +#endif }; int err, i; @@ -150,7 +153,7 @@ static int test_stat_user_read(int event) pc = perf_evsel__mmap_base(evsel, 0, 0); __T("failed to get mmapped address", pc); -#if defined(__i386__) || defined(__x86_64__) +#if defined(__i386__) || defined(__x86_64__) || defined(__aarch64__) __T("userspace counter access not supported", pc->cap_user_rdpmc); __T("userspace counter access not enabled", pc->index); __T("userspace counter width not set", pc->pmc_width >= 32); -- 2.32.0