Received: by 2002:a05:6a10:1a4d:0:0:0:0 with SMTP id nk13csp1580439pxb; Wed, 2 Feb 2022 08:03:57 -0800 (PST) X-Google-Smtp-Source: ABdhPJxNg0wcUUWGJyTDaO2RTsnYnhSzI3BbEWZhGhm58bD6JGgRx9Vi5p72eBrW6pVOA+kl25zC X-Received: by 2002:a17:902:d485:: with SMTP id c5mr31957938plg.148.1643817836703; Wed, 02 Feb 2022 08:03:56 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1643817836; cv=none; d=google.com; s=arc-20160816; b=npipWyfK0oe9RMAGk0n1xue4XqeJdit5pKqluc5dxWW9XCfAZ3bPoqv2oROZiaIA1H DofL4tElh2VZQaXmYK7RmUYQOyymeqzno20HM6RsKb/tyA/r8XZLPLCAT5moKv6yx0dc q5dUDblLeFABFwllmgem98PLUjJ8ZzCzEojLWKQRwVq5igHhOSDitTOtpm0IOXIwjBJX 6aBRMSjXaxqXpi7BydmVlllyJe4qTeZuYCqk4WZESRe7duotkT6UiH6PioJrL9NZ08n+ RUTvrufDOxAZeUy2hrs9f94LmM9D7+12IRGCuJO5Hmzf9wklUsF6aalKMQrFdLK2Vlew +F2g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject:dkim-signature; bh=1P/IClS+efUO5LSsmY9p+5Zw2D0ZHIgPB4F3hLLb1HE=; b=kLx/0p3b20vBIHB/uMk+Je6IPgwryG0QVoxry8s6yAfnO1uG8HupfZLIk9Ki5QF8al TojCwh5/CM6yU312ghTAA9/cKyknRcrt0shUaQ7pabs4ibmJxyQ2Zr/Id23urX4qQmXJ hH+Rl6K2fzY9b1VUDLD/55jLi4Rrd9U1c1KZY32p0beB1bjLcBzywiYAPyepDTTQPzN9 KtvK3WXZGw4ELQRn6L47KCxdUlV6DCgT0KGgrRtW+ofNW9g3QPsk73q99NNcvD/JXR2S yEFrM1a0AKOtppqsJWlzz+P81A5Ug4YzLNI+Poi2zAUcIC1g7CpmdnVA/9taDZul18qG HLkQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=ycDeFE3K; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id bf17si19270095pgb.10.2022.02.02.08.03.44; Wed, 02 Feb 2022 08:03:56 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=ycDeFE3K; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S241386AbiBBOpT (ORCPT + 99 others); Wed, 2 Feb 2022 09:45:19 -0500 Received: from fllv0016.ext.ti.com ([198.47.19.142]:48590 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234284AbiBBOpS (ORCPT ); Wed, 2 Feb 2022 09:45:18 -0500 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 212Eiv3c037183; Wed, 2 Feb 2022 08:44:57 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1643813097; bh=1P/IClS+efUO5LSsmY9p+5Zw2D0ZHIgPB4F3hLLb1HE=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=ycDeFE3KOH32NjxOqmcu+PLnyDJCqH2nGju269y0eQM7tWFhuXhNAi6va4r/lk9aj bINl6vnbtYHOT2RFkJfKrPxqkuUq8+OunREv8h98WLTSwBhdjdPIr2ZehZ187De0sk 436uvVXKdLmUVPY1oIiCbWESweC6dTj9oQ9ZBjx0= Received: from DFLE100.ent.ti.com (dfle100.ent.ti.com [10.64.6.21]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 212EivLi040947 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 2 Feb 2022 08:44:57 -0600 Received: from DFLE115.ent.ti.com (10.64.6.36) by DFLE100.ent.ti.com (10.64.6.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14; Wed, 2 Feb 2022 08:44:56 -0600 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE115.ent.ti.com (10.64.6.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14 via Frontend Transport; Wed, 2 Feb 2022 08:44:56 -0600 Received: from [10.250.235.191] (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 212Eir4J104102; Wed, 2 Feb 2022 08:44:54 -0600 Subject: Re: [PATCH v2] phy: cadence: Sierra: Add support for skipping configuration To: Vinod Koul CC: Kishon Vijay Abraham I , Philipp Zabel , Swapnil Jakhade , Dan Carpenter , , References: <20220128072642.29188-1-a-govindraju@ti.com> From: Aswath Govindraju Message-ID: <1d5c41a8-24aa-3cfb-fff0-c2695102aa91@ti.com> Date: Wed, 2 Feb 2022 20:14:48 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.14.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Vinod, On 02/02/22 7:53 pm, Vinod Koul wrote: > On 28-01-22, 12:56, Aswath Govindraju wrote: >> In some cases, a single SerDes instance can be shared between two different >> processors, each using a separate link. In these cases, the SerDes >> configuration is done in an earlier boot stage. Therefore, add support to >> skip reconfiguring, if it is was already configured beforehand. > > This fails to apply, pls rebase and resend > On rebasing, I am seeing no difference in the patch and I am able to apply it on top of linux-next/master commit 6abab1b81b65. May I know if there is any other branch that I would need to rebase this patch on top of? Thanks, Aswath >> >> Signed-off-by: Aswath Govindraju >> --- >> >> Changes since v1: >> - Removed redundant braces >> - Corrected the logic for skipping multilink configuration >> - Corrected the order in failure path >> >> drivers/phy/cadence/phy-cadence-sierra.c | 82 ++++++++++++++++-------- >> 1 file changed, 57 insertions(+), 25 deletions(-) >> >> diff --git a/drivers/phy/cadence/phy-cadence-sierra.c b/drivers/phy/cadence/phy-cadence-sierra.c >> index e265647e29a2..6b917f7bddbe 100644 >> --- a/drivers/phy/cadence/phy-cadence-sierra.c >> +++ b/drivers/phy/cadence/phy-cadence-sierra.c >> @@ -370,6 +370,7 @@ struct cdns_sierra_phy { >> int nsubnodes; >> u32 num_lanes; >> bool autoconf; >> + int already_configured; >> struct clk_onecell_data clk_data; >> struct clk *output_clks[CDNS_SIERRA_OUTPUT_CLOCKS]; >> }; >> @@ -517,7 +518,7 @@ static int cdns_sierra_phy_init(struct phy *gphy) >> int i, j; >> >> /* Initialise the PHY registers, unless auto configured */ >> - if (phy->autoconf || phy->nsubnodes > 1) >> + if (phy->autoconf || phy->already_configured || phy->nsubnodes > 1) >> return 0; >> >> clk_set_rate(phy->input_clks[CMN_REFCLK_DIG_DIV], 25000000); >> @@ -646,6 +647,18 @@ static const struct phy_ops ops = { >> .owner = THIS_MODULE, >> }; >> >> +static int cdns_sierra_noop_phy_on(struct phy *gphy) >> +{ >> + usleep_range(5000, 10000); >> + >> + return 0; >> +} >> + >> +static const struct phy_ops noop_ops = { >> + .power_on = cdns_sierra_noop_phy_on, >> + .owner = THIS_MODULE, >> +}; >> + >> static u8 cdns_sierra_pll_mux_get_parent(struct clk_hw *hw) >> { >> struct cdns_sierra_pll_mux *mux = to_cdns_sierra_pll_mux(hw); >> @@ -1118,13 +1131,6 @@ static int cdns_sierra_phy_get_clocks(struct cdns_sierra_phy *sp, >> struct clk *clk; >> int ret; >> >> - clk = devm_clk_get_optional(dev, "phy_clk"); >> - if (IS_ERR(clk)) { >> - dev_err(dev, "failed to get clock phy_clk\n"); >> - return PTR_ERR(clk); >> - } >> - sp->input_clks[PHY_CLK] = clk; >> - >> clk = devm_clk_get_optional(dev, "cmn_refclk_dig_div"); >> if (IS_ERR(clk)) { >> dev_err(dev, "cmn_refclk_dig_div clock not found\n"); >> @@ -1160,17 +1166,33 @@ static int cdns_sierra_phy_get_clocks(struct cdns_sierra_phy *sp, >> return 0; >> } >> >> -static int cdns_sierra_phy_enable_clocks(struct cdns_sierra_phy *sp) >> +static int cdns_sierra_phy_clk(struct cdns_sierra_phy *sp) >> { >> + struct device *dev = sp->dev; >> + struct clk *clk; >> int ret; >> >> + clk = devm_clk_get_optional(dev, "phy_clk"); >> + if (IS_ERR(clk)) { >> + dev_err(dev, "failed to get clock phy_clk\n"); >> + return PTR_ERR(clk); >> + } >> + sp->input_clks[PHY_CLK] = clk; >> + >> ret = clk_prepare_enable(sp->input_clks[PHY_CLK]); >> if (ret) >> return ret; >> >> + return 0; >> +} >> + >> +static int cdns_sierra_phy_enable_clocks(struct cdns_sierra_phy *sp) >> +{ >> + int ret; >> + >> ret = clk_prepare_enable(sp->output_clks[CDNS_SIERRA_PLL_CMNLC]); >> if (ret) >> - goto err_pll_cmnlc; >> + return ret; >> >> ret = clk_prepare_enable(sp->output_clks[CDNS_SIERRA_PLL_CMNLC1]); >> if (ret) >> @@ -1181,9 +1203,6 @@ static int cdns_sierra_phy_enable_clocks(struct cdns_sierra_phy *sp) >> err_pll_cmnlc1: >> clk_disable_unprepare(sp->output_clks[CDNS_SIERRA_PLL_CMNLC]); >> >> -err_pll_cmnlc: >> - clk_disable_unprepare(sp->input_clks[PHY_CLK]); >> - >> return ret; >> } >> >> @@ -1191,7 +1210,8 @@ static void cdns_sierra_phy_disable_clocks(struct cdns_sierra_phy *sp) >> { >> clk_disable_unprepare(sp->output_clks[CDNS_SIERRA_PLL_CMNLC1]); >> clk_disable_unprepare(sp->output_clks[CDNS_SIERRA_PLL_CMNLC]); >> - clk_disable_unprepare(sp->input_clks[PHY_CLK]); >> + if (!sp->already_configured) >> + clk_disable_unprepare(sp->input_clks[PHY_CLK]); >> } >> >> static int cdns_sierra_phy_get_resets(struct cdns_sierra_phy *sp, >> @@ -1382,22 +1402,30 @@ static int cdns_sierra_phy_probe(struct platform_device *pdev) >> if (ret) >> return ret; >> >> - ret = cdns_sierra_phy_get_resets(sp, dev); >> - if (ret) >> - goto unregister_clk; >> - >> ret = cdns_sierra_phy_enable_clocks(sp); >> if (ret) >> goto unregister_clk; >> >> - /* Enable APB */ >> - reset_control_deassert(sp->apb_rst); >> + regmap_field_read(sp->pma_cmn_ready, &sp->already_configured); >> + >> + if (!sp->already_configured) { >> + ret = cdns_sierra_phy_clk(sp); >> + if (ret) >> + goto clk_disable; >> + >> + ret = cdns_sierra_phy_get_resets(sp, dev); >> + if (ret) >> + goto clk_disable; >> + >> + /* Enable APB */ >> + reset_control_deassert(sp->apb_rst); >> + } >> >> /* Check that PHY is present */ >> regmap_field_read(sp->macro_id_type, &id_value); >> if (sp->init_data->id_value != id_value) { >> ret = -EINVAL; >> - goto clk_disable; >> + goto ctrl_assert; >> } >> >> sp->autoconf = of_property_read_bool(dn, "cdns,autoconf"); >> @@ -1433,8 +1461,10 @@ static int cdns_sierra_phy_probe(struct platform_device *pdev) >> >> sp->num_lanes += sp->phys[node].num_lanes; >> >> - gphy = devm_phy_create(dev, child, &ops); >> - >> + if (!sp->already_configured) >> + gphy = devm_phy_create(dev, child, &ops); >> + else >> + gphy = devm_phy_create(dev, child, &noop_ops); >> if (IS_ERR(gphy)) { >> ret = PTR_ERR(gphy); >> of_node_put(child); >> @@ -1455,7 +1485,7 @@ static int cdns_sierra_phy_probe(struct platform_device *pdev) >> } >> >> /* If more than one subnode, configure the PHY as multilink */ >> - if (!sp->autoconf && sp->nsubnodes > 1) { >> + if (!sp->already_configured && !sp->autoconf && sp->nsubnodes > 1) { >> ret = cdns_sierra_phy_configure_multilink(sp); >> if (ret) >> goto put_control; >> @@ -1473,9 +1503,11 @@ static int cdns_sierra_phy_probe(struct platform_device *pdev) >> put_control: >> while (--node >= 0) >> reset_control_put(sp->phys[node].lnk_rst); >> +ctrl_assert: >> + if (!sp->already_configured) >> + reset_control_assert(sp->apb_rst); >> clk_disable: >> cdns_sierra_phy_disable_clocks(sp); >> - reset_control_assert(sp->apb_rst); >> unregister_clk: >> cdns_sierra_clk_unregister(sp); >> return ret; >> -- >> 2.17.1 >