Received: by 2002:a05:6a10:1a4d:0:0:0:0 with SMTP id nk13csp4359399pxb; Sat, 5 Feb 2022 10:59:24 -0800 (PST) X-Google-Smtp-Source: ABdhPJzPz5djX9yj80dnY4RQ7sWN5ZL2B+Nj+wK4P5Cs8ln+AqM7yH7pdT6SzCT5zR0rGSsCUuX7 X-Received: by 2002:a17:90b:380f:: with SMTP id mq15mr5644527pjb.66.1644087564503; Sat, 05 Feb 2022 10:59:24 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1644087564; cv=none; d=google.com; s=arc-20160816; b=oxgFMYOZxJ3Wl7Ps2+9rkJ21hO8fn75GaulVc5Vr0utPK16CH68CcUr6QSlMkBGY2L sTfqtaTfJyad/MPiTLX/1O//XniuE2Rg90RzmbM5PZNWncdRlOg9baLbch6iOKikEQ+f 3vSLU+Lp8ScDb3LvF6yhMSM8j7fKk22xAvKP0KvPLejno6cO/e7f35jiADdxWz80qCI5 wUsTDbdz9YWiDHTb1Op5m+HmF5AlPsmexJlzel/fF9BmPtKcVJ2TkjtVY1enL5QvyZbo /M1nNTQpxlhitQF8jUD7W81GArnP70kUU7CGMUVmbi9INPWJ3Y9QCXbtPaaWPnR6psld mOhg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:cc:to:subject:from:date; bh=almRIfvY6AdU1HEUD4HfYupLxjBMzXFe0cEdMHo0Y8M=; b=oYDtNyhMca4eEYb4mhQDkVH+Rl6SWkSUgBd4hWQ6/jdKnp4Ov007V+Kjsu4GDJVxB7 b+T32ZT6xHNJ1mLILB3tI7hml8LFjA1bLLLWrhZnY67OVwSzD3Kon1az3Z3xVDof2bzJ mzaE21xiJG/KpL3riRJmVhvESkKbDOqoIjihdNe2wiPgxm0iDgrC2dRuBvnQB33AsgLF JKtrm6DuVSowEPUK8BRnqZ/XDlsqUM2BaylLvadyZq2nsT+dwk5uWaA8gESuYvAocW/L QhhIOztSga7/HGFnh+ltRszvSDGKVMou//6Vtah3F7Ad8TT+5GTHT7oZjkWoq00K+syR gabw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=crapouillou.net Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id y190si5315462pgd.653.2022.02.05.10.59.12; Sat, 05 Feb 2022 10:59:24 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=crapouillou.net Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1344188AbiBBMlg convert rfc822-to-8bit (ORCPT + 99 others); Wed, 2 Feb 2022 07:41:36 -0500 Received: from aposti.net ([89.234.176.197]:46104 "EHLO aposti.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240128AbiBBMlf (ORCPT ); Wed, 2 Feb 2022 07:41:35 -0500 Date: Wed, 02 Feb 2022 12:41:21 +0000 From: Paul Cercueil Subject: Re: [PATCH v12 2/9] drm/ingenic: Add support for JZ4780 and HDMI output To: "H. Nikolaus Schaller" Cc: Rob Herring , Mark Rutland , Thomas Bogendoerfer , Geert Uytterhoeven , Kees Cook , "Eric W. Biederman" , Miquel Raynal , David Airlie , Daniel Vetter , Neil Armstrong , Robert Foss , Laurent Pinchart , Jernej Skrabec , Harry Wentland , Sam Ravnborg , Maxime Ripard , Hans Verkuil , Liam Girdwood , Mark Brown , Paul Boddie , Andrzej Hajda , Kieran Bingham , devicetree@vger.kernel.org, linux-mips@vger.kernel.org, linux-kernel@vger.kernel.org, letux-kernel@openphoenux.org, Jonas Karlman , dri-devel@lists.freedesktop.org, Ezequiel Garcia Message-Id: In-Reply-To: <78F51BD7-112A-458D-8FCE-6A67572A182B@goldelico.com> References: <6a7b188769a7ad477bf8cb71e1b9bc086b92388d.1643632014.git.hns@goldelico.com> <1F27171F-DFCA-4707-8F50-D1A343F6D78E@goldelico.com> <37CB6D86-4295-4281-BF3E-3E4B40E74196@goldelico.com> <5ZFO6R.M6Z7S3EBA1YC1@crapouillou.net> <78F51BD7-112A-458D-8FCE-6A67572A182B@goldelico.com> MIME-Version: 1.0 Content-Type: text/plain; charset=iso-8859-1; format=flowed Content-Transfer-Encoding: 8BIT Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Le mer., f?vr. 2 2022 at 13:33:15 +0100, H. Nikolaus Schaller a ?crit : > > >> Am 02.02.2022 um 13:28 schrieb Paul Cercueil : >> >> >> >> Le mer., f?vr. 2 2022 at 13:17:14 +0100, H. Nikolaus Schaller >> a ?crit : >>> Hi Paul, >>>> Am 02.02.2022 um 13:06 schrieb Paul Cercueil >>>> : >>>> Hi Nikolaus, >>>>>>> @@ -446,6 +454,9 @@ static int >>>>>>> ingenic_drm_plane_atomic_check(struct drm_plane *plane, >>>>>>> if (!crtc) >>>>>>> return 0; >>>>>>> + if (plane == &priv->f0) >>>>>>> + return -EINVAL; >>>>>> This will break JZ4725B -> JZ4770 SoCs, the f0 plane is >>>>>> perfectly usable there. >>>>> Hm. I think it was your request/proposal to add this [1]? >>>> Because otherwise with your current patchset the f0 plane does >>>> not work *on JZ4780*. >>> Not that I am eager to fix that, but... >>> maybe it could be better to fix than having the check and -EINVAL >>> depend on SoC compatible string >>> (or some new flag in soc_info. plane_f0_not_working)? >> >> Totally agree! A proper fix would be much better. A >> "plane_f0_not_working" in the meantime is OK with me. > > Ok, then I'll prepare a v13 with plane_f0_not_working. > >> >> Note that there are other things not working with your current >> implementation, for instance you cannot set the X/Y start position >> of the f1 plane, which means it's only really usable for fullscreen >> desktop/windows. > > Is setting x/y possible for the other SoC? Yes. They support different x/y positions, sizes, and pixel format for both f0, f1 and IPU planes. -Paul >> >>>> It does work on older SoCs. >>>>> What I have forgotten is why the f0 plane should not be usable >>>>> for jz4780. >>>> We return an error here to prevent userspace from using the f0 >>>> plane until it's effectively working on the JZ4780. >>> Well, what would be not working with that plane if user-space >>> would try to use it? >> >> From what I remember, it wouldn't show anything on screen, and >> after that trying to use the f1 plane wouldn't work either. > > Ok. That may become a big project to fix. So let's do step 1 first. > > BR and thanks, > NIkolaus >