Received: by 2002:a05:6a10:1a4d:0:0:0:0 with SMTP id nk13csp683780pxb; Mon, 7 Feb 2022 23:18:53 -0800 (PST) X-Google-Smtp-Source: ABdhPJy/Pn+pRGK1POUFNWV67RfwcMV7hCN2Q5QD86LYnN5WEzym3yU8M37Hqkk7CzuKIIZUe1x5 X-Received: by 2002:a17:90a:a616:: with SMTP id c22mr2963559pjq.68.1644304732863; Mon, 07 Feb 2022 23:18:52 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1644304732; cv=pass; d=google.com; s=arc-20160816; b=WWY0qETXjYucMWv3kfBzVmqEvZvXpHdUf689g0Xorkk5iLUgj7aRmlVq8q0PBXoAxz I/J4BBIQ12xlmKlOIMRvpPFG5bzv0nxm5KlmK7zRVi3CPBkkyMLa0P0xN3K3D2ZxRR1O LiRQ6YqjITqIjuEVjTkBFuk70ilTyke7iknKCBxCalKMfq+8egS1Ctf5yI2gwF+OtO5E Z0MFal8k2thtIyD5WKdKHVZVycNBRwiNyonNf74z5RJQ5ADopEcc2odEvtju46yplgJD s5xRqmAyBcH1X92cs7GuyskfbbOIuJjslIIqY21IOSCqFxe7eBebuwn4DeAbXsNhUkC/ bLNw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:envelope-to:dkim-signature; bh=XlcXr657JBMBdrXEo9cGul2xr3wvMGXcg5ilfKoKOP4=; b=imAxOXkid6jNO+2QUx6M52ajOejzx3l0ylYrCh3NG++AaBFOsJ6GbrQ8qNR4eMvDvu Bfw9aZC07bqfiRDo21ytk4S0bVV+l+EP+felL/157pJE0ZmstnfCsoMzEyFYIZaPJmPG fF1R1dVZ/J0rntEb3Axs/F2sjtoeNmbq9q+9G1r5bKGqQ0QS0dXgnLjq74o49oAbH3K5 HieADSETtb9Hd6w53NPw5Xg3WsuIckVERoVRYAMzdWugxkWyHnTR3NbYIL5MagTD9/Qk X2oC88aYqjSGbsdxBU9e56gxP9+VnVxVq0ZoFEmYUfbKKpW24qfClVPkvEeJOW3ld8v3 ZhSg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@xilinx.onmicrosoft.com header.s=selector2-xilinx-onmicrosoft-com header.b="tLv/Qkr3"; arc=pass (i=1 spf=pass spfdomain=xilinx.com dmarc=pass fromdomain=xilinx.com); spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=xilinx.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id 16si11296871pfp.229.2022.02.07.23.18.39; Mon, 07 Feb 2022 23:18:52 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@xilinx.onmicrosoft.com header.s=selector2-xilinx-onmicrosoft-com header.b="tLv/Qkr3"; arc=pass (i=1 spf=pass spfdomain=xilinx.com dmarc=pass fromdomain=xilinx.com); spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=xilinx.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237063AbiBGTAZ (ORCPT + 99 others); Mon, 7 Feb 2022 14:00:25 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36934 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235569AbiBGS5g (ORCPT ); Mon, 7 Feb 2022 13:57:36 -0500 Received: from NAM12-BN8-obe.outbound.protection.outlook.com (mail-bn8nam12on2055.outbound.protection.outlook.com [40.107.237.55]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3CDBDC0401F0; Mon, 7 Feb 2022 10:57:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=BEQeOpZ6Ogc9AIY22sa6OGh0AY5p2/mofhRIE/eRyKqQ4/z3B9I3U+vvvlR+TDUPGZ43MP2sXLvUbDYlETv4kSvwm9JhApBzdkQRa1WHQtPMfISdgK39iLDYfty3q78okDp4Ld5dJ8ZEVodgrvFqqa7YdGZN98Q4c6W4vXx3bz3MomUdf7hweY84rg1B8BKs/Nv+prX4VIu7GMpdh6Erxll0jDaEYSvgSPkVSGFmOXrAlrutRs06F/LJQ+g0B1wyOFTojtxg25csPYcipsmp7DKMKB7Kz768H62HL4m0gyT7v2z7chinD8t8G6jaWTtI3VvYZxVQR3v09iT/kTnh0g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=XlcXr657JBMBdrXEo9cGul2xr3wvMGXcg5ilfKoKOP4=; b=oUhf02BouxO0KWXp4QQt4euzlSjZt3ix8xaDSgYE37x3soR3lKYUl9GK4XkNr4ii4Cbeaif8LsfISaiDUSNgT6OdVW1oBWWJ9kLakN9fuQ5+XppeUCAkqlNkvjoVf+9bpcx3S3Cqy83lG0qecS43KEs/Bjv2vlmMbG4jGC18L2AczurbQ7/dY8J6VB6B4cpgEAW4v8H9CyztNMbgUD/xUr5xB8nb0KWNZYXvfOw9uE7teyw0HFPFYNyfsgINoXjeHLuQFuGPqNE9T94wCvoEsHlv5Gcq4SCSAu2GE6PysP2O2wdp8GcTHBS16qaNZnVSBLkloHqaPy+4xeblEg27SQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 149.199.62.198) smtp.rcpttodomain=linaro.org smtp.mailfrom=xilinx.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=xilinx.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=xilinx.onmicrosoft.com; s=selector2-xilinx-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=XlcXr657JBMBdrXEo9cGul2xr3wvMGXcg5ilfKoKOP4=; b=tLv/Qkr3NgZz1eDD1opZ4DxFxayruoHOvqcrrxPpw3QYh5s/CmjyEp0bcfwIHXB0OTHlQIa+j007GretGFufBwK+MJRfRgqTmpZFJVr9QDT51Hdoip1KWoahMEOgFcfTR8gE1mgICWDX+0EKEneDCp7Tq+FcSHLpArhxXbSMmuQ= Received: from BN8PR16CA0032.namprd16.prod.outlook.com (2603:10b6:408:4c::45) by DM6PR02MB5017.namprd02.prod.outlook.com (2603:10b6:5:4d::26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4951.12; Mon, 7 Feb 2022 18:57:15 +0000 Received: from BN1NAM02FT064.eop-nam02.prod.protection.outlook.com (2603:10b6:408:4c:cafe::d) by BN8PR16CA0032.outlook.office365.com (2603:10b6:408:4c::45) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4951.18 via Frontend Transport; Mon, 7 Feb 2022 18:57:15 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 149.199.62.198) smtp.mailfrom=xilinx.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=xilinx.com; Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates 149.199.62.198 as permitted sender) receiver=protection.outlook.com; client-ip=149.199.62.198; helo=xsj-pvapexch02.xlnx.xilinx.com; Received: from xsj-pvapexch02.xlnx.xilinx.com (149.199.62.198) by BN1NAM02FT064.mail.protection.outlook.com (10.13.2.170) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.4951.12 via Frontend Transport; Mon, 7 Feb 2022 18:57:15 +0000 Received: from xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) by xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.14; Mon, 7 Feb 2022 10:57:10 -0800 Received: from smtp.xilinx.com (172.19.127.95) by xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) with Microsoft SMTP Server id 15.1.2176.14 via Frontend Transport; Mon, 7 Feb 2022 10:57:10 -0800 Envelope-to: mathieu.poirier@linaro.org, bjorn.andersson@linaro.org, robh+dt@kernel.org, laurent.pinchart@ideasonboard.com, bill.mills@linaro.org, linux-remoteproc@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Received: from [10.143.120.219] (port=55429) by smtp.xilinx.com with esmtp (Exim 4.90) (envelope-from ) id 1nH9CG-00086s-KM; Mon, 07 Feb 2022 10:57:09 -0800 Message-ID: <2138161e-bf6b-c22d-1c73-a93bc334da4f@xilinx.com> Date: Tue, 8 Feb 2022 00:27:02 +0530 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Macintosh; Intel Mac OS X 10.15; rv:91.0) Gecko/20100101 Thunderbird/91.5.0 Subject: Re: [PATCH v2 6/6] drivers: remoteproc: Add Xilinx r5 remoteproc driver Content-Language: en-US To: Mathieu Poirier CC: Bjorn Andersson , Rob Herring , Michal Simek , Laurent Pinchart , Ben Levinsky , Bill Mills , Sergei Korneichuk , , , , References: <20211123062050.1442712-1-tanmay.shah@xilinx.com> <20211123062050.1442712-7-tanmay.shah@xilinx.com> <20211207183118.GA1099463@p14s> From: Tanmay Shah In-Reply-To: <20211207183118.GA1099463@p14s> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: d3de33f2-fbec-4a17-b3e6-08d9ea6ba842 X-MS-TrafficTypeDiagnostic: DM6PR02MB5017:EE_ X-Microsoft-Antispam-PRVS: X-Auto-Response-Suppress: DR, RN, NRN, OOF, AutoReply X-MS-Oob-TLC-OOBClassifiers: OLM:4714; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: ctC7DPWjqZo8v+tG/XfXan0E/9CDyz1ifzZiEQeIIzJTrxnERrkl9BB5/2ONAgplML25LxMVl5rvsbuQPM7HdcVZu28JzLPfalriZqYPolom2hNlTJKDQqgEtsCJcaqsBNehiRtRFZyxGbOm7V4gaUxo2zi2RgWFO1emaaSHTCvQMtvhdABeD18afG5d5L5DnmNU4BTnOd6p8a2sWpCdmxZviCNHLQdtZBZSQIyJywpgwLqFwEBrueGaRV4FKqv1HSgEV0ySo3My2Bz0bvfzL7dHJeb9HpjgmlFpc6Al3lOwYbGurxTyC9YMIXw3e7njpKjnxB5NWZ+Kw+wH0v3GT2FWgOPlWS7zMKr+cQryvvjTva+UbVQGlnCEJBbCYis5dMkfdWong/RKWB7+KlMl3KqOh9PnG6tURYNUZxiY13aeXJSnesQg5JbgTrbKdzZCw2ca6Gk7IkjgaE6vvk+ojIUKjSg+SJ/s98JFsQe3NjlxCYtYMq3T+zAGyLL7gKWjLbdz6nnvhlyE+7hCa7r6tFddTU+jMoXEVn3cLkov0+1jw1TIKVQFiLtrlxUoex7CNhDXwOIwlMF5khfetMRfO9M8S9wFiWzzKV9aauEAaYrB6fobmwlfa+qqydyDkyHLs+eOih0Wj0MXt9MBMG4omipKxYZ8eTHsePAfi/I3qERPey23jfRosSPUMrT0hWgQa+AV72B+b5gIZJ3+VCwJ09MQTtZmL9OZEb7tGBAO898= X-Forefront-Antispam-Report: CIP:149.199.62.198;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:xsj-pvapexch02.xlnx.xilinx.com;PTR:unknown-62-198.xilinx.com;CAT:NONE;SFS:(13230001)(4636009)(46966006)(36840700001)(40470700004)(2906002)(30864003)(9786002)(36860700001)(47076005)(5660300002)(44832011)(53546011)(54906003)(316002)(6916009)(508600001)(6666004)(426003)(186003)(82310400004)(83380400001)(8676002)(8936002)(70206006)(2616005)(4326008)(70586007)(31686004)(336012)(26005)(40460700003)(31696002)(356005)(36756003)(7636003)(50156003)(43740500002);DIR:OUT;SFP:1101; X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Feb 2022 18:57:15.3573 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: d3de33f2-fbec-4a17-b3e6-08d9ea6ba842 X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c;Ip=[149.199.62.198];Helo=[xsj-pvapexch02.xlnx.xilinx.com] X-MS-Exchange-CrossTenant-AuthSource: BN1NAM02FT064.eop-nam02.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR02MB5017 X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,NICE_REPLY_A,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2, SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 12/8/21 12:01 AM, Mathieu Poirier wrote: > On Mon, Nov 22, 2021 at 10:20:50PM -0800, Tanmay Shah wrote: >> This driver enables r5f dual core Real time Processing Unit subsystem >> available on Xilinx Zynq Ultrascale MPSoC Platform. RPU subsystem >> (cluster) can be configured in different modes e.g. split mode in which >> two r5f cores work independent of each other and lock-step mode in which >> both r5f cores execute same code clock-for-clock and notify if the >> result is different. >> >> The Xilinx r5 Remoteproc Driver boots the RPU cores via calls to the Xilinx >> Platform Management Unit that handles the R5 configuration, memory access >> and R5 lifecycle management. The interface to this manager is done in this >> driver via zynqmp_pm_* function calls. >> >> Signed-off-by: Ben Levinsky >> Signed-off-by: Tanmay Shah >> --- >> drivers/remoteproc/Kconfig | 12 + >> drivers/remoteproc/Makefile | 1 + >> drivers/remoteproc/xlnx_r5_remoteproc.c | 959 ++++++++++++++++++++++++ >> 3 files changed, 972 insertions(+) >> create mode 100644 drivers/remoteproc/xlnx_r5_remoteproc.c >> >> diff --git a/drivers/remoteproc/Kconfig b/drivers/remoteproc/Kconfig >> index f30d00a3aabe..27f66910d8d3 100644 >> --- a/drivers/remoteproc/Kconfig >> +++ b/drivers/remoteproc/Kconfig >> @@ -315,6 +315,18 @@ config TI_K3_R5_REMOTEPROC >> It's safe to say N here if you're not interested in utilizing >> a slave processor. >> >> +config XLNX_R5_REMOTEPROC >> + tristate "Xilinx R5 remoteproc support" >> + depends on PM && ARCH_ZYNQMP >> + depends on ZYNQMP_FIRMWARE >> + select RPMSG_VIRTIO >> + select ZYNQMP_IPI_MBOX >> + help >> + Say y or m here to support Xilinx R5 remote processors via the remote >> + processor framework. >> + >> + It's safe to say N if not interested in using RPU r5f cores. >> + >> endif # REMOTEPROC >> >> endmenu >> diff --git a/drivers/remoteproc/Makefile b/drivers/remoteproc/Makefile >> index bb26c9e4ef9c..334a8bed4c14 100644 >> --- a/drivers/remoteproc/Makefile >> +++ b/drivers/remoteproc/Makefile >> @@ -35,3 +35,4 @@ obj-$(CONFIG_ST_SLIM_REMOTEPROC) += st_slim_rproc.o >> obj-$(CONFIG_STM32_RPROC) += stm32_rproc.o >> obj-$(CONFIG_TI_K3_DSP_REMOTEPROC) += ti_k3_dsp_remoteproc.o >> obj-$(CONFIG_TI_K3_R5_REMOTEPROC) += ti_k3_r5_remoteproc.o >> +obj-$(CONFIG_XLNX_R5_REMOTEPROC) += xlnx_r5_remoteproc.o >> diff --git a/drivers/remoteproc/xlnx_r5_remoteproc.c b/drivers/remoteproc/xlnx_r5_remoteproc.c >> new file mode 100644 >> index 000000000000..c2167fd3869d >> --- /dev/null >> +++ b/drivers/remoteproc/xlnx_r5_remoteproc.c >> @@ -0,0 +1,959 @@ >> +// SPDX-License-Identifier: GPL-2.0 >> +/* >> + * ZynqMP R5 Remote Processor driver >> + * >> + */ >> + >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> + >> +#include "remoteproc_internal.h" >> + >> +/* settings for RPU cluster mode */ >> +enum zynqmp_r5_cluster_mode { >> + SPLIT_MODE = 0, // RPU cluster mode when cores run as separate processor >> + LOCKSTEP_MODE = 1, // cores execute same code in lockstep,clk-for-clk >> + SINGLE_CPU_MODE = 2, // core0 is held in reset and only core1 runs >> +}; >> + >> +/** >> + * struct mem_bank_data - Memory Bank description >> + * >> + * @addr: Start address of memory bank >> + * @size: Size of Memory bank >> + * @pm_domain_id: Power-domains id of memory bank for firmware to turn on/off >> + * @bank_name: name of the bank for remoteproc framework >> + */ >> +struct mem_bank_data { >> + phys_addr_t addr; >> + size_t size; >> + enum pm_node_id pm_domain_id; >> + char *bank_name; >> +}; >> + >> +static const struct mem_bank_data zynqmp_tcm_banks[] = { >> + {0xffe00000UL, 0x10000UL, PD_R5_0_ATCM, "atcm0"}, /* TCM 64KB each */ >> + {0xffe20000UL, 0x10000UL, PD_R5_0_BTCM, "btcm0"}, >> + {0xffe90000UL, 0x10000UL, PD_R5_1_ATCM, "atcm1"}, >> + {0xffeb0000UL, 0x10000UL, PD_R5_1_BTCM, "btcm1"}, >> +}; >> + >> +/** >> + * struct zynqmp_r5_core - ZynqMP R5 core structure >> + * >> + * @dev: device of RPU instance >> + * @np: device node of RPU instance >> + * @tcm_bank_count: number TCM banks accessible to this RPU >> + * @tcm_banks: array of each TCM bank data >> + * @res_mem_count: number of Reserved Memory regions per core >> + * @res_mem: array of reserved memory regions >> + * @rproc: rproc handle >> + * @pm_domain_id: RPU CPU power domain id >> + */ >> +struct zynqmp_r5_core { >> + struct device *dev; >> + struct device_node *np; >> + int tcm_bank_count; >> + struct mem_bank_data *tcm_banks; >> + int res_mem_count; >> + struct reserved_mem *res_mem; >> + struct rproc *rproc; >> + enum pm_node_id pm_domain_id; >> +}; >> + >> +/** >> + * struct zynqmp_r5_cluster - ZynqMP R5 cluster structure >> + * >> + * @dev: r5f subsystem cluster device node >> + * @mode: cluster mode of type zynqmp_r5_cluster_mode >> + * @core_count: number of r5 cores used for this cluster mode >> + * @r5_cores: Array of r5 cores of type struct zynqmp_r5_core >> + */ >> +struct zynqmp_r5_cluster { >> + struct device *dev; >> + enum zynqmp_r5_cluster_mode mode; >> + int core_count; >> + struct zynqmp_r5_core *r5_cores; >> +}; >> + >> +/* >> + * zynqmp_r5_set_mode - set RPU operation mode >> + * >> + * set RPU operation mode >> + * >> + * Return: 0 for success, negative value for failure >> + */ >> +static int zynqmp_r5_set_mode(struct zynqmp_r5_core *r5_core, >> + enum zynqmp_r5_cluster_mode rpu_mode) >> +{ >> + enum rpu_tcm_comb tcm_mode; >> + int ret, reg_val; >> + >> + reg_val = (rpu_mode == LOCKSTEP_MODE ? 0 : 1); >> + >> + ret = zynqmp_pm_set_rpu_mode(r5_core->pm_domain_id, reg_val); >> + if (ret < 0) { >> + pr_err("failed to set RPU mode\n"); >> + return ret; >> + } >> + >> + tcm_mode = (rpu_mode == LOCKSTEP_MODE) ? >> + PM_RPU_TCM_COMB : PM_RPU_TCM_SPLIT; >> + ret = zynqmp_pm_set_tcm_config(r5_core->pm_domain_id, tcm_mode); >> + if (ret < 0) >> + pr_err("failed to configure TCM\n"); >> + >> + return ret; >> +} >> + >> +/* >> + * zynqmp_r5_rproc_start >> + * @rproc: single R5 core's corresponding rproc instance >> + * >> + * Start R5 Core from designated boot address. >> + * >> + * return 0 on success, otherwise non-zero value on failure >> + */ >> +static int zynqmp_r5_rproc_start(struct rproc *rproc) >> +{ >> + struct zynqmp_r5_core *r5_core = rproc->priv; >> + enum rpu_boot_mem bootmem; >> + int ret; >> + >> + if (!r5_core) { >> + pr_err("can't get r5 core\n"); >> + return -EINVAL; >> + } > Please remove. > >> + >> + bootmem = (rproc->bootaddr >= 0xFFFC0000) ? >> + PM_RPU_BOOTMEM_HIVEC : PM_RPU_BOOTMEM_LOVEC; > Some comments as to what is happening here would be appreciated. > >> + >> + dev_dbg(r5_core->dev, "RPU boot addr 0x%llx from %s.", rproc->bootaddr, >> + bootmem == PM_RPU_BOOTMEM_HIVEC ? "OCM" : "TCM"); >> + >> + ret = zynqmp_pm_request_wake(r5_core->pm_domain_id, 1, >> + bootmem, ZYNQMP_PM_REQUEST_ACK_NO); >> + if (ret) >> + pr_err("failed to start RPU = %d\n", r5_core->pm_domain_id); >> + return ret; >> +} >> + >> +/* >> + * zynqmp_r5_rproc_stop >> + * @rproc: single R5 core's corresponding rproc instance >> + * >> + * Power down R5 Core. >> + * >> + * return 0 on success, otherwise non-zero value on failure >> + */ >> +static int zynqmp_r5_rproc_stop(struct rproc *rproc) >> +{ >> + struct zynqmp_r5_core *r5_core = rproc->priv; >> + int ret; >> + >> + ret = zynqmp_pm_force_pwrdwn(r5_core->pm_domain_id, >> + ZYNQMP_PM_REQUEST_ACK_BLOCKING); >> + if (ret) >> + pr_err("failed to stop remoteproc RPU %d\n", ret); >> + >> + return ret; >> +} >> + >> +/* >> + * zynqmp_r5_rproc_mem_map >> + * @rproc: single R5 core's corresponding rproc instance >> + * @mem: mem entry to map >> + * >> + * Callback to map va for memory-region's carveout. >> + * >> + * return 0 on success, otherwise non-zero value on failure >> + */ >> +static int zynqmp_r5_rproc_mem_map(struct rproc *rproc, >> + struct rproc_mem_entry *mem) >> +{ >> + void __iomem *va; >> + >> + va = ioremap_wc(mem->dma, mem->len); >> + if (IS_ERR_OR_NULL(va)) >> + return -ENOMEM; >> + >> + mem->va = (void *)va; >> + >> + return 0; >> +} >> + >> +/* >> + * zynqmp_r5_rproc_mem_unmap >> + * @rproc: single R5 core's corresponding rproc instance >> + * @mem: mem entry to unmap >> + * >> + * Unmap memory-region carveout >> + * >> + * return 0 on success, otherwise non-zero value on failure >> + */ >> +static int zynqmp_r5_rproc_mem_unmap(struct rproc *rproc, >> + struct rproc_mem_entry *mem) >> +{ >> + iounmap((void __iomem *)mem->va); >> + return 0; >> +} >> + >> +/* >> + * add_mem_regions >> + * @rproc: single R5 core's corresponding rproc instance >> + * >> + * Construct rproc mem carveouts from carveout provided in >> + * memory-region property >> + * >> + * return 0 on success, otherwise non-zero value on failure >> + */ >> +static int add_mem_regions(struct rproc *rproc) >> +{ >> + struct device *dev; >> + struct rproc_mem_entry *mem; >> + struct reserved_mem *rmem; >> + struct zynqmp_r5_core *r5_core; >> + int i; >> + >> + r5_core = rproc->priv; >> + dev = r5_core->dev; >> + >> + /* Register associated reserved memory regions */ >> + for (i = 0; i < r5_core->res_mem_count; i++) { >> + rmem = &r5_core->res_mem[i]; > Indentation problem > >> + mem = rproc_mem_entry_init(dev, NULL, >> + (dma_addr_t)rmem->base, >> + rmem->size, rmem->base, >> + zynqmp_r5_rproc_mem_map, >> + zynqmp_r5_rproc_mem_unmap, >> + rmem->name); >> + if (IS_ERR_OR_NULL(mem)) >> + return -ENOMEM; >> + >> + rproc_add_carveout(rproc, mem); >> + } > Not sure why this wasn't done in zynqmp_r5_get_mem_region_node()... That would > prevent the need to keep a copy of the reserved memories in the zynqmp_r5_core > structure. > >> + >> + return 0; >> +} >> + >> +/* >> + * zynqmp_r5_rproc_mem_unmap >> + * @rproc: single R5 core's corresponding rproc instance >> + * @mem: mem entry to unmap >> + * >> + * Unmap TCM banks when powering down R5 core. >> + * >> + * return 0 on success, otherwise non-zero value on failure >> + */ >> +static int tcm_mem_unmap(struct rproc *rproc, struct rproc_mem_entry *mem) >> +{ >> + struct zynqmp_r5_core *r5_core; >> + int i; >> + enum pm_node_id pm_domain_id; >> + >> + r5_core = rproc->priv; >> + if (!r5_core) { >> + pr_err("r5 core is not available\n"); >> + return -EINVAL; >> + } >> + >> + iounmap((void __iomem *)mem->va); >> + >> + for (i = 0; i < r5_core->tcm_bank_count; i++) { >> + pm_domain_id = r5_core->tcm_banks[i].pm_domain_id; >> + if (zynqmp_pm_release_node(pm_domain_id)) >> + pr_warn("can't turn off TCM bank %d", pm_domain_id); >> + } >> + >> + return 0; >> +} >> + >> +/* >> + * tcm_mem_map >> + * @rproc: single R5 core's corresponding rproc instance >> + * @mem: mem entry to initialize the va and da fields of >> + * >> + * Given TCM bank entry, this callback will set device address for R5 >> + * running on TCM and also setup virtual address for TCM bank >> + * remoteproc carveout. >> + * >> + * return 0 on success, otherwise non-zero value on failure >> + */ >> +static int tcm_mem_map(struct rproc *rproc, >> + struct rproc_mem_entry *mem) > Indentation problem > >> +{ >> + void __iomem *va; >> + >> + va = ioremap_wc(mem->dma, mem->len); >> + if (IS_ERR_OR_NULL(va)) >> + return -ENOMEM; >> + >> + /* Update memory entry va */ >> + mem->va = (void *)va; >> + >> + /* clear TCMs */ >> + memset_io(va, 0, mem->len); >> + >> + /* >> + * The R5s expect their TCM banks to be at address 0x0 and 0x2000, >> + * while on the Linux side they are at 0xffexxxxx. >> + * >> + * Zero out the high 12 bits of the address. This will give >> + * expected values for TCM Banks 0A and 0B (0x0 and 0x20000). >> + */ >> + mem->da &= 0x000fffff; >> + >> + /* >> + * TCM Banks 1A and 1B still have to be translated. >> + * >> + * Below handle these two banks' absolute addresses (0xffe90000 and >> + * 0xffeb0000) and convert to the expected relative addresses >> + * (0x0 and 0x20000). >> + */ >> + if (mem->da == 0x90000 || mem->da == 0xB0000) >> + mem->da -= 0x90000; >> + >> + /* if translated TCM bank address is not valid report error */ >> + if (mem->da != 0x0 && mem->da != 0x20000) { >> + dev_err(&rproc->dev, "invalid TCM address: %x\n", mem->da); >> + return -EINVAL; >> + } >> + return 0; >> +} >> + >> +static int add_tcm_carveout_split_mode(struct rproc *rproc) >> +{ >> + int i, num_banks, ret; >> + struct rproc_mem_entry *mem; >> + enum pm_node_id pm_domain_id; >> + u32 bank_addr; > phys_addr_t bank_addr; > >> + size_t bank_size = 0; > No initialisation needed. > >> + char *bank_name; >> + struct device *dev; >> + struct zynqmp_r5_core *r5_core; >> + >> + r5_core = (struct zynqmp_r5_core *)rproc->priv; >> + if (!r5_core) >> + return -EINVAL; > Remove. > >> + >> + dev = r5_core->dev; >> + >> + /* go through zynqmp banks for r5 node */ >> + num_banks = r5_core->tcm_bank_count; >> + if (num_banks <= 0) { >> + dev_err(dev, "need to specify TCM banks\n"); >> + return -EINVAL; >> + } >> + >> + for (i = 0; i < num_banks; i++) { >> + bank_addr = (u32)r5_core->tcm_banks[i].addr; >> + bank_name = r5_core->tcm_banks[i].bank_name; >> + bank_size = r5_core->tcm_banks[i].size; >> + pm_domain_id = r5_core->tcm_banks[i].pm_domain_id; >> + >> + ret = zynqmp_pm_request_node(pm_domain_id, >> + ZYNQMP_PM_CAPABILITY_ACCESS, 0, >> + ZYNQMP_PM_REQUEST_ACK_BLOCKING); >> + if (ret < 0) { >> + dev_err(dev, "failed to turn on TCM %d", pm_domain_id); >> + return ret; >> + } >> + >> + dev_dbg(dev, "TCM carveout split mode %s addr=%x, size=0x%lx", >> + bank_name, bank_addr, bank_size); >> + >> + /* add carveout */ >> + mem = rproc_mem_entry_init(dev, NULL, bank_addr, >> + bank_size, bank_addr, >> + tcm_mem_map, tcm_mem_unmap, >> + bank_name); > I'm pretty sure that if you run the sparse checker on this you will get a lot of > angry warnings. > > >> + if (IS_ERR_OR_NULL(mem)) { > Function rproc_mem_entry_init() does not return an error code. > >> + /* Turn off all TCM banks turned on before */ >> + do { >> + pm_domain_id = r5_core->tcm_banks[i].pm_domain_id; >> + ret = zynqmp_pm_release_node((u32)pm_domain_id); > Here @pm_domain_id is casted as a u32 but it isn't above when calling > zynqmp_pm_request_node(), and that despite both functions taking a "const u32 > node". Again, I'm sure the sparse checker will complain here. > > >> + if (ret) >> + dev_warn(dev, >> + "fail to release node: %x, %x\n", >> + (u32)pm_domain_id, ret); >> + } while (i--); >> + return -ENOMEM; >> + } >> + >> + rproc_add_carveout(rproc, mem); >> + } >> + >> + return 0; >> +} >> + >> +static int add_tcm_carveout_lockstep_mode(struct rproc *rproc) >> +{ >> + int i, num_banks, ret; >> + struct rproc_mem_entry *mem; >> + enum pm_node_id pm_domain_id; >> + u32 bank_addr; >> + size_t bank_size = 0; > Same as above. > >> + char *bank_name; >> + struct device *dev; >> + struct platform_device *parent_pdev; >> + struct zynqmp_r5_cluster *cluster; >> + struct zynqmp_r5_core *r5_core; >> + >> + r5_core = (struct zynqmp_r5_core *)rproc->priv; >> + if (!r5_core) >> + return -EINVAL; >> + >> + dev = r5_core->dev; >> + if (!dev) { >> + pr_err("r5 core device unavailable\n"); >> + return -ENODEV; >> + } >> + > Same as above. > >> + /* go through zynqmp banks for r5 node */ >> + num_banks = r5_core->tcm_bank_count; >> + if (num_banks <= 0) { >> + dev_err(dev, "need to specify TCM banks\n"); >> + return -EINVAL; >> + } >> + >> + bank_addr = (u32)r5_core->tcm_banks[0].addr; >> + bank_name = r5_core->tcm_banks[0].bank_name; >> + for (i = 0; i < num_banks; i++) { >> + bank_size += r5_core->tcm_banks[i].size; >> + pm_domain_id = r5_core->tcm_banks[i].pm_domain_id; >> + >> + ret = zynqmp_pm_request_node(pm_domain_id, >> + ZYNQMP_PM_CAPABILITY_ACCESS, 0, >> + ZYNQMP_PM_REQUEST_ACK_BLOCKING); >> + if (ret < 0) { >> + dev_err(dev, "failed to turn on TCM %d", pm_domain_id); >> + return ret; >> + } >> + } > I know what is happening above but in 6 months it will all be gone from > memory. Please add enough documentation for someone not familiar with the > platform to understand why things are done that way. Here and throughout the > driver. > >> + >> + dev_dbg(dev, "TCM add carveout lockstep mode %s addr=0x%x, size=0x%lx", >> + bank_name, bank_addr, bank_size); >> + >> + /* add carveout */ >> + mem = rproc_mem_entry_init(dev, NULL, bank_addr, >> + bank_size, bank_addr, >> + tcm_mem_map, tcm_mem_unmap, >> + bank_name); >> + if (IS_ERR_OR_NULL(mem)) { >> + for (i = 0; i < num_banks; i++) { >> + pm_domain_id = r5_core->tcm_banks[i].pm_domain_id; >> + ret = zynqmp_pm_release_node((u32)pm_domain_id); >> + if (ret) >> + dev_warn(dev, >> + "fail to release node: %x ret: %x\n", >> + (u32)pm_domain_id, ret); >> + } >> + return -ENOMEM; >> + } >> + >> + rproc_add_carveout(rproc, mem); >> + >> + return 0; >> +} >> + >> +/* >> + * add_tcm_banks() >> + * @rproc: single R5 core's corresponding rproc instance >> + * >> + * Given R5 node in remoteproc instance >> + * allocate remoteproc carveout for TCM memory >> + * needed for firmware to be loaded >> + * >> + * return 0 on success, otherwise non-zero value on failure >> + */ >> +static int add_tcm_banks(struct rproc *rproc) >> +{ >> + struct device *dev; >> + struct platform_device *parent_pdev; >> + struct zynqmp_r5_cluster *cluster; >> + struct zynqmp_r5_core *r5_core; >> + >> + r5_core = (struct zynqmp_r5_core *)rproc->priv; >> + if (!r5_core) >> + return -EINVAL; >> + >> + dev = r5_core->dev; >> + if (!dev) { >> + pr_err("r5 core device unavailable\n"); >> + return -ENODEV; >> + } > Remove. > >> + >> + parent_pdev = to_platform_device(dev->parent); >> + if (!parent_pdev) { >> + dev_err(dev, "parent platform dev unavailable\n"); >> + return -ENODEV; >> + } >> + >> + cluster = platform_get_drvdata(parent_pdev); >> + if (!cluster) { >> + dev_err(&parent_pdev->dev, "Invalid driver data\n"); >> + return -EINVAL; >> + } > Why not simply calling dev_get_drvdata(dev->parent) instead of going through the > platform API? > >> + >> + if (cluster->mode == SPLIT_MODE) >> + return add_tcm_carveout_split_mode(rproc); >> + else if (cluster->mode == LOCKSTEP_MODE) >> + return add_tcm_carveout_lockstep_mode(rproc); >> + >> + dev_err(cluster->dev, "invalid cluster mode\n"); >> + return -EINVAL; >> +} >> + >> +/* >> + * zynqmp_r5_parse_fw() >> + * @rproc: single R5 core's corresponding rproc instance >> + * @fw: ptr to firmware to be loaded onto r5 core >> + * >> + * When loading firmware, ensure the necessary carveouts are in remoteproc >> + * >> + * return 0 on success, otherwise non-zero value on failure >> + */ >> +static int zynqmp_r5_parse_fw(struct rproc *rproc, const struct firmware *fw) >> +{ >> + int ret; >> + struct zynqmp_r5_core *r5_core; >> + struct device *dev; >> + >> + r5_core = rproc->priv; >> + if (!r5_core) { >> + dev_err(&rproc->dev, "r5 core not available\n"); >> + return -EINVAL; >> + } > Same as above and throughout. > > I am done reviewing this set - the overall structure is sound but there is a > fair amount of work to be done. There is no need to rush another revision as I > won't have time to review it before the holidays. On that front, change > _only_ the things I have commented on. We can address other issues as we move > forward. Last but not least, please run the sparse checker on your work. > > Thanks, > Mathieu Hi Mathieu, I am ready to post v3 in this patch series. I have developed v3 based on rproc-next. However, when I rebased my work on tip of linux-next branch, I faced merge-conflicts. What is preferred way to proceed in such case? Should I post my patch based on rproc-next or linux-next? Or any other way to proceed further? >> + >> + dev = r5_core->dev; >> + >> + ret = add_tcm_banks(rproc); >> + if (ret) { >> + dev_err(dev, "failed to get TCM banks, err %d\n", ret); >> + return ret; >> + } >> + >> + ret = add_mem_regions(rproc); >> + if (ret) >> + dev_warn(dev, "failed to get reserve mem regions %d\n", ret); >> + >> + ret = rproc_elf_load_rsc_table(rproc, fw); >> + if (ret == -EINVAL) { >> + /* >> + * resource table only required for IPC. >> + * if not present, this is not necessarily an error; >> + * for example, loading r5 hello world application >> + * so simply inform user and keep going. >> + */ >> + dev_info(&rproc->dev, "no resource table found.\n"); >> + ret = 0; >> + } >> + return ret; >> +} >> + >> +static struct rproc_ops zynqmp_r5_rproc_ops = { >> + .start = zynqmp_r5_rproc_start, >> + .stop = zynqmp_r5_rproc_stop, >> + .load = rproc_elf_load_segments, >> + .parse_fw = zynqmp_r5_parse_fw, >> + .find_loaded_rsc_table = rproc_elf_find_loaded_rsc_table, >> + .sanity_check = rproc_elf_sanity_check, >> + .get_boot_addr = rproc_elf_get_boot_addr, >> +}; >> + >> +static void zynqmp_r5_print_dt_node_info(struct zynqmp_r5_cluster *cluster) >> +{ >> + int i, j, k; >> + struct zynqmp_r5_core *r5_core; >> + >> + dev_dbg(cluster->dev, "Printing dt node info\n"); >> + >> + pr_debug("cluster mode = %d\n", cluster->mode); >> + pr_debug("r5f cluster in %s mode\n", (cluster->mode == 0) ? "SPLIT" : >> + cluster->mode == 1 ? "LOCKSTEP" : "SINGLE_CPU"); >> + pr_debug("r5f num cores = %d\n", cluster->core_count); >> + >> + for (i = 0; i < cluster->core_count; i++) { >> + r5_core = &cluster->r5_cores[i]; >> + if (!r5_core) { >> + pr_err("can't get r5_core\n"); >> + continue; >> + } >> + >> + pr_debug("r5 core %d nodes\n", i); >> + pr_debug("TCM banks = %d\n", r5_core->tcm_bank_count); >> + for (k = 0; k < r5_core->tcm_bank_count; k++) { >> + pr_debug("tcm %d addr=0x%llx size=0x%lx, pm_id=%d, %s\n", >> + k, r5_core->tcm_banks[k].addr, >> + r5_core->tcm_banks[k].size, >> + r5_core->tcm_banks[k].pm_domain_id, >> + r5_core->tcm_banks[k].bank_name); >> + } >> + >> + pr_debug("reserve mem regions = %d\n", r5_core->res_mem_count); >> + >> + for (j = 0; j < r5_core->res_mem_count; j++) { >> + pr_debug("mem %d addr=0x%llx, size=0x%llx, name=%s\n", >> + j, r5_core->res_mem[j].base, >> + r5_core->res_mem[j].size, >> + r5_core->res_mem[j].name); >> + } >> + } >> +} >> + >> +/** >> + * zynqmp_r5_add_rproc_core() - Probes ZynqMP R5 processor device node >> + * this is called for each individual R5 core to >> + * set up mailbox, Xilinx platform manager unique ID, >> + * add to rproc core >> + * >> + * @r5_core: zynqmp_r5_core r5 core object to initialize >> + * >> + * Return: 0 for success, negative value for failure. >> + */ >> +static int zynqmp_r5_add_rproc_core(struct zynqmp_r5_core *r5_core) >> +{ >> + int ret; >> + struct rproc *r5_rproc; >> + struct device *dev; >> + >> + dev = r5_core->dev; >> + >> + /* Set up DMA mask */ >> + ret = dma_set_coherent_mask(dev, DMA_BIT_MASK(32)); >> + if (ret) >> + return ret; >> + >> + /* Allocate remoteproc instance */ >> + r5_rproc = devm_rproc_alloc(dev, dev_name(dev), &zynqmp_r5_rproc_ops, >> + NULL, sizeof(struct zynqmp_r5_core)); >> + if (IS_ERR_OR_NULL(r5_rproc)) >> + return -ENOMEM; >> + >> + r5_rproc->auto_boot = false; >> + r5_rproc->priv = r5_core; >> + >> + /* Add R5 remoteproc */ >> + ret = devm_rproc_add(dev, r5_rproc); >> + if (ret) { >> + pr_err("failed to add r5 remoteproc\n"); >> + return ret; >> + } >> + >> + return 0; >> +} >> + >> +static int zynqmp_r5_get_tcm_node(struct zynqmp_r5_cluster *cluster) >> +{ >> + int tcm_bank_count, tcm_node; >> + int i = 0, j; >> + struct zynqmp_r5_core *r5_core; >> + const struct mem_bank_data *tcm = zynqmp_tcm_banks; >> + struct device *dev = cluster->dev; >> + >> + /* ToDo: Use predefined TCM address space values from driver until >> + * system-dt spec is not final fot TCM >> + */ >> + tcm_bank_count = ARRAY_SIZE(zynqmp_tcm_banks); >> + >> + /* count per core tcm banks */ >> + tcm_bank_count = tcm_bank_count / cluster->core_count; >> + >> + /* r5 core 0 will use all of TCM banks in lockstep mode. >> + * In split mode, r5 core0 will use 128k and r5 core1 will use another >> + * 128k. Assign TCM banks to each core accordingly >> + */ >> + tcm_node = 0; >> + for (j = 0; j < cluster->core_count; j++) { >> + r5_core = &cluster->r5_cores[j]; >> + r5_core->tcm_banks = devm_kzalloc(dev, sizeof(struct mem_bank_data) * >> + tcm_bank_count, GFP_KERNEL); >> + if (IS_ERR_OR_NULL(r5_core->tcm_banks)) >> + return -ENOMEM; >> + >> + for (i = 0; i < tcm_bank_count; i++) { >> + /* Use pre-defined TCM reg values. >> + * Eventually this should be replaced by values >> + * parsed from dts. >> + */ >> + r5_core->tcm_banks[i].addr = tcm[tcm_node].addr; >> + r5_core->tcm_banks[i].size = tcm[tcm_node].size; >> + r5_core->tcm_banks[i].pm_domain_id = tcm[tcm_node].pm_domain_id; >> + r5_core->tcm_banks[i].bank_name = tcm[tcm_node].bank_name; >> + tcm_node++; >> + } >> + >> + r5_core->tcm_bank_count = tcm_bank_count; >> + } >> + >> + return 0; >> +} >> + >> +static int zynqmp_r5_get_mem_region_node(struct zynqmp_r5_core *r5_core) >> +{ >> + int res_mem_count, i; >> + struct device *dev; >> + struct device_node *np, *rmem_np; >> + struct reserved_mem *rmem; >> + >> + dev = r5_core->dev; >> + >> + np = r5_core->np; >> + if (IS_ERR_OR_NULL(np)) { >> + pr_err("invalid device node of r5 core\n"); >> + return -EINVAL; >> + } >> + >> + res_mem_count = of_property_count_elems_of_size(np, "memory-region", >> + sizeof(phandle)); >> + if (res_mem_count <= 0) { >> + dev_warn(dev, "failed to get memory-region property %d\n", >> + res_mem_count); >> + return -EINVAL; >> + } >> + >> + r5_core->res_mem = devm_kzalloc(dev, >> + res_mem_count * sizeof(struct reserved_mem), >> + GFP_KERNEL); >> + if (!r5_core->res_mem) { >> + dev_err(dev, "failed to allocate mem region memory\n"); >> + return -ENOMEM; >> + } >> + >> + for (i = 0; i < res_mem_count; i++) { >> + rmem_np = of_parse_phandle(np, "memory-region", i); >> + if (!rmem_np) >> + return -EINVAL; >> + >> + rmem = of_reserved_mem_lookup(rmem_np); >> + if (!rmem) { >> + of_node_put(rmem_np); >> + return -EINVAL; >> + } >> + >> + memcpy(&r5_core->res_mem[i], rmem, >> + sizeof(struct reserved_mem)); >> + of_node_put(rmem_np); >> + } >> + >> + r5_core->res_mem_count = res_mem_count; >> + >> + return 0; >> +} >> + >> +static int zynqmp_r5_core_init(struct zynqmp_r5_cluster *cluster) >> +{ >> + int ret, i; >> + struct zynqmp_r5_core *r5_core; >> + struct device *dev = cluster->dev; >> + >> + ret = zynqmp_r5_get_tcm_node(cluster); >> + if (ret < 0) { >> + dev_err(dev, "can't get tcm node, err %d\n", ret); >> + return ret; >> + } >> + >> + for (i = 0; i < cluster->core_count; i++) { >> + r5_core = &cluster->r5_cores[i]; >> + if (!r5_core) { >> + pr_err("invalid r5 core\n"); >> + return -EINVAL; >> + } >> + >> + ret = zynqmp_r5_get_mem_region_node(r5_core); >> + if (ret) >> + dev_warn(dev, "memory-region prop failed %d\n", ret); >> + >> + ret = of_property_read_u32_index(r5_core->np, "power-domains", >> + 1, &r5_core->pm_domain_id); >> + if (ret) { >> + dev_err(dev, "failed to get power-domains property\n"); >> + return ret; >> + } >> + >> + ret = zynqmp_r5_set_mode(r5_core, cluster->mode); >> + if (ret) >> + return ret; >> + >> + ret = zynqmp_r5_add_rproc_core(r5_core); >> + if (ret) { >> + dev_err(dev, "failed to init r5 core %d\n", i); >> + return ret; >> + } >> + } >> + >> + return 0; >> +} >> + >> +static int zynqmp_r5_cluster_init(struct zynqmp_r5_cluster *cluster) >> +{ >> + struct device *dev = cluster->dev; >> + struct device_node *dev_node = dev_of_node(dev); >> + struct device_node *child; >> + struct platform_device *child_pdev; >> + int core_count = 0, ret, i; >> + enum zynqmp_r5_cluster_mode cluster_mode = LOCKSTEP_MODE; >> + struct zynqmp_r5_core *r5_cores; >> + >> + ret = of_property_read_u32(dev_node, "xlnx,cluster-mode", &cluster_mode); >> + >> + /* on success returns 0, if not defined then returns -EINVAL, >> + * In that case, default is LOCKSTEP mode >> + */ >> + if (ret != -EINVAL && ret != 0) { >> + dev_err(dev, "Invalid xlnx,cluster-mode property\n"); >> + return -EINVAL; >> + } >> + >> + if (cluster_mode == SINGLE_CPU_MODE) { >> + dev_err(dev, "driver does not support single cpu mode\n"); >> + return -EINVAL; >> + } else if ((cluster_mode != SPLIT_MODE && >> + cluster_mode != LOCKSTEP_MODE)) { >> + dev_err(dev, "Invalid cluster mode\n"); >> + return -EINVAL; >> + } >> + >> + core_count = of_get_available_child_count(dev_node); >> + if (core_count <= 0) { >> + dev_err(dev, "Invalid number of r5 cores %d", core_count); >> + return -EINVAL; >> + } else if (cluster_mode == SPLIT_MODE && core_count != 2) { >> + dev_err(dev, "Invalid number of r5 cores for split mode\n"); >> + return -EINVAL; >> + } else if (cluster_mode == LOCKSTEP_MODE && core_count == 2) { >> + dev_warn(dev, "Only r5 core0 will be used\n"); >> + core_count = 1; >> + } >> + >> + r5_cores = devm_kzalloc(dev, sizeof(struct zynqmp_r5_core) * >> + core_count, GFP_KERNEL); >> + if (IS_ERR_OR_NULL(r5_cores)) { >> + dev_err(dev, "can't allocate memory for cores\n"); >> + return -ENOMEM; >> + } >> + >> + i = 0; >> + for_each_available_child_of_node(dev_node, child) { >> + child_pdev = of_find_device_by_node(child); >> + if (!child_pdev) >> + return -ENODEV; >> + >> + r5_cores[i].dev = &child_pdev->dev; >> + if (!r5_cores[i].dev) { >> + pr_err("can't get device for r5 core %d\n", i); >> + return -ENODEV; >> + } >> + >> + r5_cores[i].np = dev_of_node(r5_cores[i].dev); >> + if (!r5_cores[i].np) { >> + pr_err("can't get device node for r5 core %d\n", i); >> + return -ENODEV; >> + } >> + >> + i++; >> + if (i == core_count) >> + break; >> + } >> + >> + cluster->mode = cluster_mode; >> + cluster->core_count = core_count; >> + cluster->r5_cores = r5_cores; >> + >> + ret = zynqmp_r5_core_init(cluster); >> + if (ret < 0) { >> + dev_err(dev, "failed to init r5 core err %d\n", ret); >> + return ret; >> + } >> + >> + zynqmp_r5_print_dt_node_info(cluster); >> + >> + return 0; >> +} >> + >> +static void zynqmp_r5_cluster_exit(void *data) >> +{ >> + struct platform_device *pdev = (struct platform_device *)data; >> + >> + platform_set_drvdata(pdev, NULL); >> + >> + pr_info("Exit r5f subsystem driver\n"); >> +} >> + >> +/* >> + * zynqmp_r5_remoteproc_probe() >> + * >> + * @pdev: domain platform device for R5 cluster >> + * >> + * called when driver is probed, for each R5 core specified in DT, >> + * setup as needed to do remoteproc-related operations >> + * >> + * Return: 0 for success, negative value for failure. >> + */ >> +static int zynqmp_r5_remoteproc_probe(struct platform_device *pdev) >> +{ >> + int ret; >> + struct zynqmp_r5_cluster *cluster; >> + struct device *dev = &pdev->dev; >> + >> + cluster = devm_kzalloc(dev, sizeof(*cluster), GFP_KERNEL); >> + if (IS_ERR_OR_NULL(cluster)) >> + return -ENOMEM; >> + >> + cluster->dev = dev; >> + >> + ret = devm_of_platform_populate(dev); >> + if (ret) { >> + dev_err(dev, "failed to populate platform dev %d\n", ret); >> + return ret; >> + } >> + >> + /* wire in so each core can be cleaned up at driver remove */ >> + platform_set_drvdata(pdev, cluster); >> + >> + ret = devm_add_action_or_reset(dev, zynqmp_r5_cluster_exit, pdev); >> + if (ret) >> + return ret; >> + >> + ret = zynqmp_r5_cluster_init(cluster); >> + if (ret) { >> + dev_err(dev, "Invalid r5f subsystem device tree\n"); >> + return ret; >> + } >> + >> + dev_info(dev, "Xilinx r5f remoteproc driver probe success\n"); >> + return 0; >> +} >> + >> +/* Match table for OF platform binding */ >> +static const struct of_device_id zynqmp_r5_remoteproc_match[] = { >> + { .compatible = "xlnx,zynqmp-r5fss", }, >> + { /* end of list */ }, >> +}; >> +MODULE_DEVICE_TABLE(of, zynqmp_r5_remoteproc_match); >> + >> +static struct platform_driver zynqmp_r5_remoteproc_driver = { >> + .probe = zynqmp_r5_remoteproc_probe, >> + .driver = { >> + .name = "zynqmp_r5_remoteproc", >> + .of_match_table = zynqmp_r5_remoteproc_match, >> + }, >> +}; >> +module_platform_driver(zynqmp_r5_remoteproc_driver); >> + >> +MODULE_DESCRIPTION("Xilinx R5F remote processor driver"); >> +MODULE_AUTHOR("Xilinx Inc."); >> +MODULE_LICENSE("GPL v2"); >> -- >> 2.25.1 >>