Received: by 2002:a05:6a10:1a4d:0:0:0:0 with SMTP id nk13csp1680169pxb; Wed, 9 Feb 2022 02:01:56 -0800 (PST) X-Google-Smtp-Source: ABdhPJzdspFcH1b2s0rxkedEQb+Zb9IJK9aD33uN12sTG+maxSwISq6MKU+X76/avDLP2BjJITvB X-Received: by 2002:a17:90a:12c8:: with SMTP id b8mr1660111pjg.168.1644400916128; Wed, 09 Feb 2022 02:01:56 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1644400916; cv=none; d=google.com; s=arc-20160816; b=ms+o0RFZkn0WO6YwKtgt9lsC4gNRpapZSaz8rjeakC0gLxNtALvTeZXZE1DdUItfXA CmfXyid73BTdKcPcWmH1DvhgA+pMvmI7D5MhMf+GJilqBCK1lJuFMpEt/W5bhnTLpdo/ tMPs15rWiDwOvuESVMnDHONRgWhhZZb91aCzH7TMubijODdLxRomOGSs4+V99uw7UsHc dxGhBK7yJHE1Q1vU8HcAsnIWWoVuGDxKtJc08Xbyxnd/7VTtAb5r7NqOhQI3H8Zu/D+y ILnZSy5UBEG22S1clJhJJrK9aT+N6SvdPk7xJxjrykjQIZmq8aV4VYJ7UdDMtgGbu8i9 Yn+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=Hr+erJv13IsDCdHfbYTGqKmwd31gTxSGKV+RdCXu8+8=; b=NY27aS06xozBv5G82ZsZQqDxrurvasykeffXzB3m3zcq2V+vO8agXz0M/yQFdxy7hB 1llZNbBQTkKmZ4SYi+Cvwfc/4LIHAcYsqZ7QtQfJbb/8XPvBkgrlgzVvA+ytVvexfP57 yKFeQnL8VF3s5ZaRB6xv+Ditmq2+rBBXYW/4pTXoFbYL4pln+RoiQ4phaksas4GAWPFT EJozhDzFoxDKkQY9ucpAiCur5eaqLQInB3GEhz1KGfeLAanYcLcMN13CIUK6aepQ8/7N 6S0kciK0ODJv5rcehGFJ/UysEJbK8pzjn+R1osp7LYfJlrZsrX1e4Y8DrFnHloCqgnni OepQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=uguSAumh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id oa10si4887855pjb.146.2022.02.09.02.01.42; Wed, 09 Feb 2022 02:01:56 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=uguSAumh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1379742AbiBHPT3 (ORCPT + 99 others); Tue, 8 Feb 2022 10:19:29 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35928 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1379750AbiBHPTW (ORCPT ); Tue, 8 Feb 2022 10:19:22 -0500 Received: from alexa-out.qualcomm.com (alexa-out.qualcomm.com [129.46.98.28]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3EE12C061578; Tue, 8 Feb 2022 07:19:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1644333561; x=1675869561; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version; bh=Hr+erJv13IsDCdHfbYTGqKmwd31gTxSGKV+RdCXu8+8=; b=uguSAumhNz9M7nz0w4ogHeX2OLzf1KitGX+biyndm+2YHrPpZbFPg5yM XE+5z2Zhxo7JDE9Hl1/MuJ0mQ2CVcbJ28y/RVVt0IRDLZVeHK7I8+H/p3 By30O12b6eLkUku37Qtx+7nl/gRCUGT+eJ66MUuq1A+DswkIuhmF1UZ/1 c=; Received: from ironmsg09-lv.qualcomm.com ([10.47.202.153]) by alexa-out.qualcomm.com with ESMTP; 08 Feb 2022 07:19:21 -0800 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg09-lv.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 08 Feb 2022 07:19:20 -0800 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.922.19; Tue, 8 Feb 2022 07:19:19 -0800 Received: from sbillaka-linux.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.922.19; Tue, 8 Feb 2022 07:19:13 -0800 From: Sankeerth Billakanti To: , , , , , , , , , , , , , , , , CC: Sankeerth Billakanti , , , , Subject: [PATCH v2 2/4] arm64: dts: qcom: sc7280: Add support for eDP panel on CRD Date: Tue, 8 Feb 2022 20:48:43 +0530 Message-ID: <1644333525-30920-3-git-send-email-quic_sbillaka@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1644333525-30920-1-git-send-email-quic_sbillaka@quicinc.com> References: <1644333525-30920-1-git-send-email-quic_sbillaka@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Enable the eDP display panel support without HPD on sc7280 platform. Signed-off-by: Sankeerth Billakanti --- Changes in v2: - sort node references alphabetically - improve readability - move the pwm pinctrl to pwm node - move the regulators to root - define backlight power - remove dummy regulator node - cleanup pinctrl definitions arch/arm64/boot/dts/qcom/sc7280-crd.dts | 122 ++++++++++++++++++++++++++++++++ arch/arm64/boot/dts/qcom/sc7280.dtsi | 2 - 2 files changed, 122 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sc7280-crd.dts b/arch/arm64/boot/dts/qcom/sc7280-crd.dts index e2efbdd..bff2707 100644 --- a/arch/arm64/boot/dts/qcom/sc7280-crd.dts +++ b/arch/arm64/boot/dts/qcom/sc7280-crd.dts @@ -21,6 +21,34 @@ chosen { stdout-path = "serial0:115200n8"; }; + + backlight_power: backlight-power { + compatible = "regulator-fixed"; + regulator-name = "backlight_power"; + + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + + gpio = <&pm8350c_gpios 7 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-names = "default"; + pinctrl-0 = <&edp_bl_power>; + }; + + edp_power: edp-power { + compatible = "regulator-fixed"; + regulator-name = "edp_power"; + + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + + gpio = <&tlmm 80 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-names = "default"; + pinctrl-0 = <&edp_panel_power>; + }; }; &apps_rsc { @@ -76,6 +104,42 @@ ap_ts_pen_1v8: &i2c13 { }; }; +&edp_out { + remote-endpoint = <&edp_panel_in>; +}; + +&mdss { + status = "okay"; +}; + +&mdss_edp { + status = "okay"; + + vdda-1p2-supply = <&vreg_l6b_1p2>; + vdda-0p9-supply = <&vreg_l10c_0p8>; +}; + +&mdss_edp_phy { + status = "okay"; + + vdda-1p2-supply = <&vreg_l6b_1p2>; + vdda-0p9-supply = <&vreg_l10c_0p8>; +}; + +&mdss_dp { + status = "okay"; + + pinctrl-names = "default"; + pinctrl-0 = <&dp_hot_plug_det>; + data-lanes = <0 1>; + vdda-1p2-supply = <&vreg_l6b_1p2>; + vdda-0p9-supply = <&vreg_l1b_0p8>; +}; + +&mdss_mdp { + status = "okay"; +}; + &nvme_3v3_regulator { gpio = <&tlmm 51 GPIO_ACTIVE_HIGH>; }; @@ -84,7 +148,65 @@ ap_ts_pen_1v8: &i2c13 { pins = "gpio51"; }; +&pm8350c_pwm { + status = "okay"; + + pinctrl-names = "default"; + pinctrl-0 = <&edp_bl_pwm>; +}; + +&pm8350c_gpios { + edp_bl_power: edp-bl-power { + pins = "gpio7"; + function = "normal"; + qcom,drive-strength = ; + bias-disable; + output-low; + }; + + edp_bl_pwm: edp-bl-pwm { + pins = "gpio8"; + function = "func1"; + qcom,drive-strength = ; + bias-disable; + output-low; + }; +}; + +&soc { + edp_backlight: edp-backlight { + compatible = "pwm-backlight"; + + power-supply = <&backlight_power>; + pwms = <&pm8350c_pwm 3 65535>; + }; + + edp_panel: edp_panel { + compatible = "sharp,lq140m1jw46"; + + power-supply = <&edp_power>; + backlight = <&edp_backlight>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + port@0 { + reg = <0>; + edp_panel_in: endpoint { + remote-endpoint = <&edp_out>; + }; + }; + }; + }; +}; + &tlmm { + edp_panel_power: edp-panel-power { + pins = "gpio80"; + function = "gpio"; + bias-pull-down; + }; + tp_int_odl: tp-int-odl { pins = "gpio7"; function = "gpio"; diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi index 3572399..f8fa716 100644 --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi @@ -3012,8 +3012,6 @@ mdss_edp: edp@aea0000 { compatible = "qcom,sc7280-edp"; - pinctrl-names = "default"; - pinctrl-0 = <&edp_hot_plug_det>; reg = <0 0xaea0000 0 0x200>, <0 0xaea0200 0 0x200>, -- 2.7.4