Received: by 2002:a05:6a10:1a4d:0:0:0:0 with SMTP id nk13csp2094803pxb; Wed, 9 Feb 2022 10:42:15 -0800 (PST) X-Google-Smtp-Source: ABdhPJybfZEhd6j+o84Irm7zwmeDQ//Wpq5+J/mcBwtcOLqNhnxGenKxvhKcaM0o7e/y6VEGITTs X-Received: by 2002:a05:6402:5c9:: with SMTP id n9mr4040352edx.207.1644432135744; Wed, 09 Feb 2022 10:42:15 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1644432135; cv=none; d=google.com; s=arc-20160816; b=uV1kJ0SOfOrySzZIlyt82D77btCPFzZu+1rdhWU9W2sniNJwL7YZdjxw2pUNo2MWFh 2scVj+0MvVqgaK5BbkFJVy44PuuGNLEuKwXb3ilG+Csg9wHopmKTwbtDUJULSOW+no6C 4hYdt3VAr+D7+7lTwGWb4jNO0JaMt5zndn9q1aR372YkhKDOsyObWVGUZm3hPpITSaci kIjvJlbw+U/+CqRZdUhyvEE7Q2ppnIlQPpEHFE4RfX5RP82vjcpBjX+1ZvDbe29EotG/ 828jL9mUpL6gdQWg+rXFHc4MsfeXBN37/oR/NXd4oS71mdKyMwj1AyylExYZMVw1YFqb CqAQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dmarc-filter:sender:dkim-signature; bh=Ba1VoMMEuOPktM9Yg6uFT+fSY9haSWpuSOTs2kbr4zg=; b=i+T2CiMz0/MLD7sXENNmmn1rShAOBbIVeKR5IoRwe3HxQ7kmtrUG5pAm5veRstMZXo ovKkUit6ufu9c/UABxrQB13Q06R7Apk6h0JasFWwU1k/bukYRx8aK1koj1cbnVmd3qug FXmQinINBwH0At3pCi7ik19EdyGEeBbF3Nzpsq82XcmLyaRYaAw1jXX4L/lUyYYZi9lK uE0EtYxfwFLObPpSnEWMwNtlkuy0Q46yrkTtQXX4bqf44dvrAhpSKvYPkJHPUtnuiiag 8xsyyxIJ0U4AI0iMkPIGNX3oZqyGdSOCPQjz8z7XygyucqSxZyfP0GL0qJ02PxxNTsIH zXJA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mg.codeaurora.org header.s=smtp header.b=CCnaC3V4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id kx3si12599345ejc.840.2022.02.09.10.41.50; Wed, 09 Feb 2022 10:42:15 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@mg.codeaurora.org header.s=smtp header.b=CCnaC3V4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238182AbiBIRZg (ORCPT + 99 others); Wed, 9 Feb 2022 12:25:36 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53108 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235530AbiBIRZf (ORCPT ); Wed, 9 Feb 2022 12:25:35 -0500 Received: from m43-7.mailgun.net (m43-7.mailgun.net [69.72.43.7]) by lindbergh.monkeyblade.net (Postfix) with UTF8SMTPS id A3840C05CB97 for ; Wed, 9 Feb 2022 09:25:38 -0800 (PST) DKIM-Signature: a=rsa-sha256; v=1; c=relaxed/relaxed; d=mg.codeaurora.org; q=dns/txt; s=smtp; t=1644427538; h=References: In-Reply-To: Message-Id: Date: Subject: Cc: To: From: Sender; bh=Ba1VoMMEuOPktM9Yg6uFT+fSY9haSWpuSOTs2kbr4zg=; b=CCnaC3V4cll3G42ysJjaLv+wpZx4LXFGpRZjcNoRJrIRmi7Eld64ut2E9W4LuSQ8kc6g3uq1 l10ExrlvLONIDqvr1eA9nf8nDn0+nGSl9p+YcswsTPEKW3+sKBmTkyKEtwkzWXMlNa/FYStA VYylo8L59JvIrsuG+RmJmZGuRKo= X-Mailgun-Sending-Ip: 69.72.43.7 X-Mailgun-Sid: WyI0MWYwYSIsICJsaW51eC1rZXJuZWxAdmdlci5rZXJuZWwub3JnIiwgImJlOWU0YSJd Received: from smtp.codeaurora.org (ec2-35-166-182-171.us-west-2.compute.amazonaws.com [35.166.182.171]) by smtp-out-n06.prod.us-east-1.postgun.com with SMTP id 6203f9104bd957b967f5ad5d (version=TLS1.2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256); Wed, 09 Feb 2022 17:25:36 GMT Sender: tdas=codeaurora.org@mg.codeaurora.org Received: by smtp.codeaurora.org (Postfix, from userid 1001) id A8B65C43638; Wed, 9 Feb 2022 17:25:35 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net X-Spam-Level: X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 Received: from hu-tdas-hyd.qualcomm.com (unknown [202.46.22.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: tdas) by smtp.codeaurora.org (Postfix) with ESMTPSA id B3E74C43619; Wed, 9 Feb 2022 17:25:31 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 smtp.codeaurora.org B3E74C43619 Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; spf=fail smtp.mailfrom=codeaurora.org From: Taniya Das To: Stephen Boyd , =?UTF-8?q?Michael=20Turquette=20=C2=A0?= Cc: Rajendra Nayak , linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Taniya Das Subject: [v1 2/2] clk: qcom: dispcc: Update gdsc flag for display GDSC Date: Wed, 9 Feb 2022 22:55:13 +0530 Message-Id: <20220209172513.17873-2-tdas@codeaurora.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20220209172513.17873-1-tdas@codeaurora.org> References: <20220209172513.17873-1-tdas@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Update the mdss gdsc flag for SC7180/SC7280/SM8150/SM8250 to not program the transition delay. Fixes: dd3d06622138 ("clk: qcom: Add display clock controller driver for SC7180") Fixes: 1a00c962f9cd ("clk: qcom: Add display clock controller driver for SC7280") Fixes: 80a18f4a8567 ("clk: qcom: Add display clock controller driver for SM8150 and SM8250") Signed-off-by: Taniya Das --- drivers/clk/qcom/dispcc-sc7180.c | 2 +- drivers/clk/qcom/dispcc-sc7280.c | 2 +- drivers/clk/qcom/dispcc-sm8250.c | 2 +- 3 files changed, 3 insertions(+), 3 deletions(-) diff --git a/drivers/clk/qcom/dispcc-sc7180.c b/drivers/clk/qcom/dispcc-sc7180.c index 538e4963c915..c203888ab2ca 100644 --- a/drivers/clk/qcom/dispcc-sc7180.c +++ b/drivers/clk/qcom/dispcc-sc7180.c @@ -629,7 +629,7 @@ static struct gdsc mdss_gdsc = { .name = "mdss_gdsc", }, .pwrsts = PWRSTS_OFF_ON, - .flags = HW_CTRL, + .flags = HW_CTRL | DEFAULT_TRANSITION_DELAY, }; static struct gdsc *disp_cc_sc7180_gdscs[] = { diff --git a/drivers/clk/qcom/dispcc-sc7280.c b/drivers/clk/qcom/dispcc-sc7280.c index 4ef4ae231794..8e1a2d4a8120 100644 --- a/drivers/clk/qcom/dispcc-sc7280.c +++ b/drivers/clk/qcom/dispcc-sc7280.c @@ -791,7 +791,7 @@ static struct gdsc disp_cc_mdss_core_gdsc = { .name = "disp_cc_mdss_core_gdsc", }, .pwrsts = PWRSTS_OFF_ON, - .flags = HW_CTRL | RETAIN_FF_ENABLE, + .flags = HW_CTRL | RETAIN_FF_ENABLE | DEFAULT_TRANSITION_DELAY, }; static struct clk_regmap *disp_cc_sc7280_clocks[] = { diff --git a/drivers/clk/qcom/dispcc-sm8250.c b/drivers/clk/qcom/dispcc-sm8250.c index 566fdfa0a15b..4d64d499a285 100644 --- a/drivers/clk/qcom/dispcc-sm8250.c +++ b/drivers/clk/qcom/dispcc-sm8250.c @@ -1130,7 +1130,7 @@ static struct gdsc mdss_gdsc = { .name = "mdss_gdsc", }, .pwrsts = PWRSTS_OFF_ON, - .flags = HW_CTRL, + .flags = HW_CTRL | DEFAULT_TRANSITION_DELAY, .supply = "mmcx", }; -- Qualcomm INDIA, on behalf of Qualcomm Innovation Center, Inc.is a member of the Code Aurora Forum, hosted by the Linux Foundation.