Received: by 2002:a05:6a10:1a4d:0:0:0:0 with SMTP id nk13csp2882762pxb; Thu, 10 Feb 2022 07:36:40 -0800 (PST) X-Google-Smtp-Source: ABdhPJyNv6XmLiyzvcR15kN2aJApd45cUoHEH88HNMLLucmOFsaU8GnY7UDcwch5BLcLc6NMIK8V X-Received: by 2002:a50:9d0d:: with SMTP id v13mr9179475ede.242.1644507400551; Thu, 10 Feb 2022 07:36:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1644507400; cv=none; d=google.com; s=arc-20160816; b=yhwtqhmf5GkidXzLIPEW1jV26ysV30N7N3mHHkZWMBWX67mgMDNHkJ8GC2lJhvSLEZ dLXUfBqgZMVtowOW97sX0ofL1CczxyVcgDmawQ5eqA7eSo/mJXwCUcUntva5KIs7Jz5a PuYdyseW6NLQdrqobOMuuEsf2UaLchPoFFVdFOlVnh4W2SkS8GsjsFFB0w3X+yGMoCnW mSJYoxZurpi9U6TTrYN8zb0Em1rNIwU0ySBVSxyCdv6Fb2gDddarpNxYhwM4x1TUnZ6J J5aEDz8hXxugLdvYZivKpKReWPuh0Iy3EDkxf47VSPUuk9ucGNpWCltjLxvD0xX/jPvh F07Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=aUdY1ymIyCiPkAdp5qLOYppAwvevpgATQTUxvlMFhBo=; b=ScGrjCh1wR30Xd/PIWSRI4WyKMciisQDc0yNEZVF2nJGnUPij13pFzVbgUXGXyyGuv hCOYcuYd5M2PQTgMjCKoqbUfA4lmH1zKvRONKX+omjULKtJkDbRoIZIyxV2TxENs1neB TYcAdO/ov4PlfRcaAsKkIesZl4RQpA+ywYnr7lZW2fTmRIBIPMIK6riprRtKqYAC3tsl gnxGCrUgOd2x1ydd1VjRcJfe198qGSzLVtizNsoFhCvuL/+jkz7603oYsAD8MUQclvwE UxyHJcj4jAP7zXMxVkVZ2Y2PAhtrCYJaFHW//anN7VNmsNj0UdFDojlO29kb8Vy14ttu oAdQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=knsRojKy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id fz1si14430788ejc.608.2022.02.10.07.36.15; Thu, 10 Feb 2022 07:36:40 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=knsRojKy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243404AbiBJPFm (ORCPT + 99 others); Thu, 10 Feb 2022 10:05:42 -0500 Received: from mxb-00190b01.gslb.pphosted.com ([23.128.96.19]:46178 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241861AbiBJPFf (ORCPT ); Thu, 10 Feb 2022 10:05:35 -0500 Received: from mga17.intel.com (mga17.intel.com [192.55.52.151]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id F208C398 for ; Thu, 10 Feb 2022 07:05:36 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1644505536; x=1676041536; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=+resf7s8/0bfeptpaysoY6mJLYoPAYzroKommF5fV40=; b=knsRojKy0LD652lcK9YAICA1FnJ+67TAhSAFl6rFcE4SyySI38X1qe0O cdgczVmoRlKkYwawH9czma/FTEcBjuC7UU52WCRsQuRu67LeWimAc3eDs vQXLBlnyk///5Bu20yLw2DyzaGmcXpIWYf7J0ztw9K/15U/PaI6uIMpDk V/J/GeGfURrDtsWqho1PpCkumOndYkgbWuks/hlTGPIDg1HbJZ7DbGaLz xNACh5S9KUyi5jp73dBxMyb3gjSLOW1gJD1lz7mGhusJBM4e1PE5m+Amj e/WtkcqO4xyjj1oy9LtygPOdGfTn92FcJsDRnqx6vp2nvzM1C5xTeNUWE w==; X-IronPort-AV: E=McAfee;i="6200,9189,10254"; a="230153205" X-IronPort-AV: E=Sophos;i="5.88,359,1635231600"; d="scan'208";a="230153205" Received: from orsmga002.jf.intel.com ([10.7.209.21]) by fmsmga107.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 10 Feb 2022 07:05:36 -0800 X-IronPort-AV: E=Sophos;i="5.88,359,1635231600"; d="scan'208";a="500422594" Received: from barabano-mobl.ccr.corp.intel.com (HELO pujfalus-desk.ger.corp.intel.com) ([10.252.41.18]) by orsmga002-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 10 Feb 2022 07:05:33 -0800 From: Peter Ujfalusi To: lgirdwood@gmail.com, broonie@kernel.org, pierre-louis.bossart@linux.intel.com, ranjani.sridharan@linux.intel.com Cc: alsa-devel@alsa-project.org, kai.vehmanen@linux.intel.com, daniel.baluta@nxp.com, tiwai@suse.com, linux-kernel@vger.kernel.org, fred.oh@linux.intel.com Subject: [PATCH v2 2/9] ASoC: SOF: Move the definition of enum sof_dsp_power_states to global header Date: Thu, 10 Feb 2022 17:05:18 +0200 Message-Id: <20220210150525.30756-3-peter.ujfalusi@linux.intel.com> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220210150525.30756-1-peter.ujfalusi@linux.intel.com> References: <20220210150525.30756-1-peter.ujfalusi@linux.intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-4.3 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Move the enum sof_dsp_power_states to include/sound/sof.h to be accessible outside of the core SOF stack. Signed-off-by: Peter Ujfalusi Reviewed-by: Kai Vehmanen Reviewed-by: Pierre-Louis Bossart Reviewed-by: Ranjani Sridharan --- include/sound/sof.h | 8 ++++++++ sound/soc/sof/sof-priv.h | 8 -------- 2 files changed, 8 insertions(+), 8 deletions(-) diff --git a/include/sound/sof.h b/include/sound/sof.h index 813680ab9aad..7cdfc954df12 100644 --- a/include/sound/sof.h +++ b/include/sound/sof.h @@ -39,6 +39,14 @@ enum sof_fw_state { SOF_FW_CRASHED, }; +/* DSP power states */ +enum sof_dsp_power_states { + SOF_DSP_PM_D0, + SOF_DSP_PM_D1, + SOF_DSP_PM_D2, + SOF_DSP_PM_D3, +}; + /* * SOF Platform data. */ diff --git a/sound/soc/sof/sof-priv.h b/sound/soc/sof/sof-priv.h index 6358f8c84cce..2e474048d708 100644 --- a/sound/soc/sof/sof-priv.h +++ b/sound/soc/sof/sof-priv.h @@ -79,14 +79,6 @@ bool sof_debug_check_flag(int mask); /* max number of DSP cores */ #define SOF_MAX_DSP_NUM_CORES 8 -/* DSP power state */ -enum sof_dsp_power_states { - SOF_DSP_PM_D0, - SOF_DSP_PM_D1, - SOF_DSP_PM_D2, - SOF_DSP_PM_D3, -}; - struct sof_dsp_power_state { u32 state; u32 substate; /* platform-specific */ -- 2.35.1