Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Date:   Fri, 11 Feb 2022 08:51:29 -0600
From:   Rob Herring <robh@kernel.org>
To:     Vidya Sagar <vidyas@nvidia.com>
Cc:     sagar.tv@gmail.com, kw@linux.com,
        krzysztof.kozlowski@canonical.com, kthota@nvidia.com,
        p.zabel@pengutronix.de, mmaddireddy@nvidia.com,
        devicetree@vger.kernel.org, linux-phy@lists.infradead.org,
        vkoul@kernel.org, jonathanh@nvidia.com, robh+dt@kernel.org,
        bhelgaas@google.com, lorenzo.pieralisi@arm.com,
        thierry.reding@gmail.com, linux-kernel@vger.kernel.org,
        kishon@ti.com, linux-pci@vger.kernel.org,
        linux-tegra@vger.kernel.org, mperttunen@nvidia.com
Subject: Re: [PATCH V1 01/10] dt-bindings: Add Tegra234 PCIe clocks and resets
Message-ID: <YgZ38TRtmTkQBzqL@robh.at.kernel.org>
References: <20220205162144.30240-1-vidyas@nvidia.com>
 <20220205162144.30240-2-vidyas@nvidia.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20220205162144.30240-2-vidyas@nvidia.com>
Precedence: bulk

On Sat, 05 Feb 2022 21:51:35 +0530, Vidya Sagar wrote:
> Add the clocks and resets used by the PCIe hardware found on
> Tegra234 SoCs.
> 
> Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
> ---
>  include/dt-bindings/clock/tegra234-clock.h | 25 +++++++++++++++++++-
>  include/dt-bindings/reset/tegra234-reset.h | 27 +++++++++++++++++++++-
>  2 files changed, 50 insertions(+), 2 deletions(-)
> 

Acked-by: Rob Herring <robh@kernel.org>