Received: by 2002:a05:6a10:1a4d:0:0:0:0 with SMTP id nk13csp5889825pxb; Mon, 14 Feb 2022 09:55:04 -0800 (PST) X-Google-Smtp-Source: ABdhPJzqVZHP/Zps3EZb4+HRYWCQcYW12DgOvjC42M8jO556pyTJFUKRYqyCp91CmbH1lMaca4vP X-Received: by 2002:a65:4881:: with SMTP id n1mr161495pgs.296.1644861304437; Mon, 14 Feb 2022 09:55:04 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1644861304; cv=none; d=google.com; s=arc-20160816; b=H7XW8GOBNCc//pSBX63aljlM+7wcp4QMqAqT8DpZnzA6bMHXd2kInnbV+xccR2/9lb 4L8RPoAr0XqJGh7rff5YfQXbYbW2IJCW8uPkv3Sp4dYH+TLgX6FimgTAuRSyBlOvtGYE LCoDAr7VIxeHjVj+kFtcsC5yGkwsG+AhtmvOGE4+9GvuZmLif1+0TE4HVLJqiXiGFAAx sbvfZENjdLbHIFrJsYKN+Px+NibTn2puh6eLp0ehu9GJ/tq9OL32Z99PB2igEZ0FDICv bUjrNFPj4U80x5jVBVafH1ttTC8U3UpMV9DWQxLaieIeXkGR1jwNWs269Rj+46TfG/lj X9iA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=B2Av8IIBA8TjB3eMKgW+LESmfQPDIqBtrj6laU9omWM=; b=Ag8jzIAqwpJzOzfp9J2DJrIwjUC2uZLadv5TWa8fHHkrYRUXth5kLJ+Xbn2VPdYi2x bZ2j1xDfTq0N4R1mxlh3t+dbbP5aCvrC/W14lSNVN/9Y+DoYJFtcVOGMx0G1yQbQocTz Rj/3DZu51CfuMprzQFmxeIz5eerI3mBPFPRMXvpb9GbPZ/FD6CD5d87KSFRTJeQl0w5u ulQ9nfpJVQaPwdki1NXY7uQ6baNdyoS74zaO05p9zTHKeD0sLYv+DrLsG0mLOJZi7KXT UY6e1Zxa4g842Q2eqxAOmlh/NM4va8WsfszKfZtS0n9YL9r+BIJuQYTbZcKyzoeokgvt KAHA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=J6Yc007s; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id t64si268217pgd.801.2022.02.14.09.54.48; Mon, 14 Feb 2022 09:55:04 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=J6Yc007s; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242081AbiBNIfu (ORCPT + 99 others); Mon, 14 Feb 2022 03:35:50 -0500 Received: from mxb-00190b01.gslb.pphosted.com ([23.128.96.19]:56224 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242091AbiBNIfs (ORCPT ); Mon, 14 Feb 2022 03:35:48 -0500 Received: from mail-pf1-x435.google.com (mail-pf1-x435.google.com [IPv6:2607:f8b0:4864:20::435]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 55AAD25C79 for ; Mon, 14 Feb 2022 00:35:41 -0800 (PST) Received: by mail-pf1-x435.google.com with SMTP id e17so8505283pfv.5 for ; Mon, 14 Feb 2022 00:35:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=B2Av8IIBA8TjB3eMKgW+LESmfQPDIqBtrj6laU9omWM=; b=J6Yc007szTdnDHdOnptLspSeqDqdzPSpNGjBh+w8YNT3IIQxCdn0oJjnWqNGgQ1+l6 6Tr/9S40ugx9Y3w2Wth5CLHlrtUMeojV2bkEem9RpZrSKsbki+wrSVLxGhCHBxaSKgY4 KQQxBXHe/2UkoGXZr67MMwgsDteHOHgJpbk5ygHtIuZR8z5+qcMQTm0+cVJj6ggV0ErW 690gpTX2nnp8I5Vv2DOdkwoJiVChd2VyCAzYrvkab5omlVvFr58BRFF84BBQjFjOQgob nOnfCNISLbxr6koFDoXKUyfR7DkmmxKc5+nULCByBbAFPAH8KtcSEq+fCnPs4SiDcToX E4jg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=B2Av8IIBA8TjB3eMKgW+LESmfQPDIqBtrj6laU9omWM=; b=iW4HxP1bNWTENO6T8XXGqitB+bMfmZJDnV+dYRpu3BZHOO8/L0NOCfu4JWSCMq7GwI nsAcWldoka/c7wNarCqAnXwfsezNO0mqfdqjMZXOJ/B4NVfzFbLw/UnQegf3fN/OmdAC Jd6G4FEXFPQxwObjMmG3WYXSY90MFiLOlr6VxJPnT990jDcqwLPKB39vy4+aNAR07y8n 8fjigUOoZfNIDjEklZKpChSokIbSOTLKkqPYvKPs3aZHaLYwugln91yr6hkXp39fQ5qE C1PIUPegri611KJWEhvxnjNJvwHOBBkDaEqRyZmWwTYJEVu2LuP9IxmYsDxoT8IchHHh UnAw== X-Gm-Message-State: AOAM533/Vvhjl4gCdF7JKXUhZ/dCJBslGCOlkRFG+yOF7RzSHlLo3pBR 9BrjlpPDgxImwh9mThPOOxS5 X-Received: by 2002:a05:6a00:17a1:: with SMTP id s33mr1546456pfg.72.1644827740803; Mon, 14 Feb 2022 00:35:40 -0800 (PST) Received: from thinkpad ([2409:4072:817:5a6f:3104:62c0:1941:5033]) by smtp.gmail.com with ESMTPSA id mi11sm12805901pjb.37.2022.02.14.00.35.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 14 Feb 2022 00:35:40 -0800 (PST) Date: Mon, 14 Feb 2022 14:05:34 +0530 From: Manivannan Sadhasivam To: Rohit Agarwal Cc: agross@kernel.org, bjorn.andersson@linaro.org, mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH 3/8] dt-bindings: clock: Add A7 PLL binding for SDX65 Message-ID: <20220214083534.GC3494@thinkpad> References: <1644821869-27199-1-git-send-email-quic_rohiagar@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1644821869-27199-1-git-send-email-quic_rohiagar@quicinc.com> X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Feb 14, 2022 at 12:27:49PM +0530, Rohit Agarwal wrote: > Add YAML binding for Cortex A7 PLL clock in Qualcomm > platforms like SDX65. > > Signed-off-by: Rohit Agarwal Reviewed-by: Manivannan Sadhasivam Thanks, Mani > --- > Documentation/devicetree/bindings/clock/qcom,a7pll.yaml | 3 ++- > 1 file changed, 2 insertions(+), 1 deletion(-) > > diff --git a/Documentation/devicetree/bindings/clock/qcom,a7pll.yaml b/Documentation/devicetree/bindings/clock/qcom,a7pll.yaml > index 8666e99..b8889dc 100644 > --- a/Documentation/devicetree/bindings/clock/qcom,a7pll.yaml > +++ b/Documentation/devicetree/bindings/clock/qcom,a7pll.yaml > @@ -10,13 +10,14 @@ maintainers: > - Manivannan Sadhasivam > > description: > - The A7 PLL on the Qualcomm platforms like SDX55 is used to provide high > + The A7 PLL on the Qualcomm platforms like SDX55, SDX65 is used to provide high > frequency clock to the CPU. > > properties: > compatible: > enum: > - qcom,sdx55-a7pll > + - qcom,sdx65-a7pll > > reg: > maxItems: 1 > -- > 2.7.4 >