Received: by 2002:a05:6a10:7420:0:0:0:0 with SMTP id hk32csp214988pxb; Tue, 15 Feb 2022 11:40:37 -0800 (PST) X-Google-Smtp-Source: ABdhPJxCp43CvLE2ocE5vXrrs86l8E68llfAhcv4vmZpbMuWslYrcYlIlhNFUb9WfS6u4yV6ucVi X-Received: by 2002:a05:6402:490:: with SMTP id k16mr523872edv.204.1644954036916; Tue, 15 Feb 2022 11:40:36 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1644954036; cv=none; d=google.com; s=arc-20160816; b=L2zwWda+Ee/gilcsxd/iw76CXd+unqbhoRXdCkXUe8pX6rJP4hl7ONzW2bmE9gCc1H Vr2gg2gQXxmVlZhWTwEDnA23JMKxImLi/TDYwJMlx6a1pRPzT8XDyzn94iWA7yoUYVpY G3SyTLYoN5Y0h9ezP6PqY7PnwtGvx5ynuqhdn0BQg4trawZYTtxjq2/p9byBFxU/Hhwe ZZh9cSyknxsSgpDJJTmhjH/+bBuEObKuUy/GGSuGrLgQiEXga6DWSLWNe3ME5NdzZXIi oCBoVw9P1ET/opYathFQ4E+VG/ZNJFKyMqqvmNO2htkq2yWANrcxacc9dDYFeWLEhnHN 21eg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:organization:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=bH5aO/S82Duy1CksIUpEYtv5GRSRL41CbrnNfOboMeI=; b=ly/pGsungjSQDeeBPtxHwX3NH8nWDpFwnnFd4q5vSfHV1Yyj5W+Q18q3kY1jyEViFz YF+z4rC8j6jeXRVWYDMoH0pm9iIs5DwZ9wSyjrMmRXffjEDThgjL/CjlF3xvYbH2T7Tl y6g2Orl6KP/2+pJgGTK63Sas0f288jGMNoeBWzlI+qz4Zyz8r5g1Oj7jF2/AQSe8RBuX 5t3ZRLH5L81F5E1vqqT64wCjNAUo9RYrCzjqq5N4ToLNodR+XXFrx1JhQ1je1vsdQxPH j+V+FfptbRKWA0NchtyOR57h0aOB5yJj/+qshS5bLTKzfYZz3SiKYie8jC7poUkD84Pz SpWQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=Ao0Y02dP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id sa40si6001702ejc.746.2022.02.15.11.40.13; Tue, 15 Feb 2022 11:40:36 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=Ao0Y02dP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239091AbiBORP0 (ORCPT + 99 others); Tue, 15 Feb 2022 12:15:26 -0500 Received: from mxb-00190b01.gslb.pphosted.com ([23.128.96.19]:41016 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242362AbiBORPY (ORCPT ); Tue, 15 Feb 2022 12:15:24 -0500 Received: from mga01.intel.com (mga01.intel.com [192.55.52.88]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6D63311ADEA; Tue, 15 Feb 2022 09:15:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1644945312; x=1676481312; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=0RT88KVIkpcIt49KegmwACI0CL9gcweN2MoVMiIbVRY=; b=Ao0Y02dPb3pRuLZzfaEZnYMMkBBsWLxSaPYsbMLL0D9MpkzLQ39YaH+1 ZvXwnOefsgEeyS1M3HvdXVtf4F0I3vT4UGyVeek641LLxmM4IgGsBo2BC 3hubo6iaqCXuvDQzNiGkSFkxmLnLqcVaJPDzYOyGkwSkjEv77MLq0/1Nw yURhrTO8z7y8SW0qtwpqkFkmDb5RFqJIFhfmCYzA28YXQDvbRJNS2LCa2 mwKIk1PPxuykw/80CqsEg6r9ELwU6jRMgegiWmxdXSBWduFgFOHLUHDHm 7tXHKockhkdhHTa/5UBJnuCb7141dH97E2dZxphT9wKef4MIaNlcXZqb2 w==; X-IronPort-AV: E=McAfee;i="6200,9189,10259"; a="274975411" X-IronPort-AV: E=Sophos;i="5.88,371,1635231600"; d="scan'208";a="274975411" Received: from orsmga003.jf.intel.com ([10.7.209.27]) by fmsmga101.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Feb 2022 09:12:41 -0800 X-IronPort-AV: E=Sophos;i="5.88,371,1635231600"; d="scan'208";a="486258571" Received: from smile.fi.intel.com ([10.237.72.59]) by orsmga003-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Feb 2022 09:12:34 -0800 Received: from andy by smile.fi.intel.com with local (Exim 4.95) (envelope-from ) id 1nK1MY-0050PZ-TS; Tue, 15 Feb 2022 19:11:38 +0200 Date: Tue, 15 Feb 2022 19:11:38 +0200 From: Andy Shevchenko To: Lee Jones Cc: Wolfram Sang , Jean Delvare , Heiner Kallweit , Hans de Goede , Linus Walleij , Tan Jui Nee , Kate Hsuan , Jonathan Yong , linux-kernel@vger.kernel.org, linux-edac@vger.kernel.org, linux-i2c@vger.kernel.org, linux-gpio@vger.kernel.org, platform-driver-x86@vger.kernel.org, Borislav Petkov , Mauro Carvalho Chehab , Tony Luck , James Morse , Robert Richter , Jean Delvare , Peter Tyser , Mika Westerberg , Andy Shevchenko , Mark Gross , Henning Schild Subject: Re: [PATCH v4 5/8] mfd: lpc_ich: Add support for pinctrl in non-ACPI system Message-ID: References: <20220131151346.45792-1-andriy.shevchenko@linux.intel.com> <20220131151346.45792-6-andriy.shevchenko@linux.intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo X-Spam-Status: No, score=-7.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SPF_HELO_NONE,SPF_NONE, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Feb 15, 2022 at 04:54:00PM +0000, Lee Jones wrote: > On Mon, 31 Jan 2022, Andy Shevchenko wrote: Thank you for the review, my answers below. ... > > +static struct resource apl_gpio_resources[APL_GPIO_NR_DEVICES][2] = { > > + [APL_GPIO_NORTH] = { > > + DEFINE_RES_MEM(APL_GPIO_NORTH_OFFSET, 0x1000), > > Are these 0x1000's being over-written in lpc_ich_init_pinctrl()? > > If so, why pre-initialise? You mean to pre-initialize the offsets, but leave the length to be added in the function? It can be done, but it feels inconsistent, since we would have offsets and lengths in different places for the same thingy. That said, I prefer current way for the sake of consistency. > > + DEFINE_RES_IRQ(APL_GPIO_IRQ), > > + }, ... > > +/* The order must be in sync with apl_pinctrl_soc_data */ > > Why does the order matter if you've pre-enumerated them all? Indeed. I will drop the confusing comment in the next version. -- With Best Regards, Andy Shevchenko