Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
MIME-Version: 1.0
References: <20220126175604.17919-1-romain.perier@gmail.com>
In-Reply-To: <20220126175604.17919-1-romain.perier@gmail.com>
From:   Romain Perier <romain.perier@gmail.com>
Date:   Tue, 15 Feb 2022 19:05:11 +0100
Message-ID: <CABgxDo+hRsDo-Hmf4TUmuWQFo0+LnWOTrEQQz0beSjBhxkZ6_Q@mail.gmail.com>
Subject: Re: [PATCH v4 0/8] ARM: mstar: cpupll
To:     Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>, linux-clk@vger.kernel.org,
        Arnd Bergmann <arnd@arndb.de>, Daniel Palmer <daniel@0x0f.com>,
        Romain Perier <romain.perier@gmail.com>,
        Rob Herring <robh+dt@kernel.org>
Cc:     devicetree <devicetree@vger.kernel.org>,
        linux-arm-kernel <linux-arm-kernel@lists.infradead.org>,
        Linux Kernel Mailing List <linux-kernel@vger.kernel.org>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Precedence: bulk

Hi,

ping :)

Regards,
Romain

Le mer. 26 janv. 2022 =C3=A0 18:56, Romain Perier <romain.perier@gmail.com>=
 a =C3=A9crit :
>
> This series adds a basic driver for the PLL that generates
> the cpu clock on MStar/SigmaStar ARMv7 SoCs.
>
> Unfortunately there isn't much documentation for this thing
> so there are few magic values and guesses.
>
> This needs to come after the MPLL DT changes.
>
> Changes since v3:
> - Added Reviewed-by on Daniel's patches
> - Removed "[PATCH v3 8/9] ARM: mstar: Add OPP table for mercury5"
>
> Changes since v2:
> - Re-ordered Kconfig by name
> - Re-ordered includes alphabetically and removed useless ones
> - Used timeout for cpu_relax
> - Returned DIV_ROUND_DOWN_ULL() directly in
>   msc313_cpupll_frequencyforreg()
> - Returned DIV_ROUND_DOWN_ULL() directly in
>   msc313_cpupll_regforfrequecy()
> - Reduced the number of lines for msc313_cpupll_of_match
> - Removed CLK_IS_CRITICAL
>
> Changes since v1:
> - Re-worked the series and ensure that 'make dt_binding_check' passes.
>   The required commit is merged now, so it is okay.
> - Fixed coding style issues in the driver and makes check_patch.pl happy
> - Added one more commit for extending the opp_table for infinity2m.
>
> Daniel Palmer (7):
>   dt-bindings: clk: mstar msc313 cpupll binding description
>   clk: mstar: msc313 cpupll clk driver
>   ARM: mstar: Add cpupll to base dtsi
>   ARM: mstar: Link cpupll to cpu
>   ARM: mstar: Link cpupll to second core
>   ARM: mstar: Add OPP table for infinity
>   ARM: mstar: Add OPP table for infinity3
>
> Romain Perier (1):
>   ARM: mstar: Extend opp_table for infinity2m
>
>  .../bindings/clock/mstar,msc313-cpupll.yaml   |  45 ++++
>  arch/arm/boot/dts/mstar-infinity.dtsi         |  34 +++
>  arch/arm/boot/dts/mstar-infinity2m.dtsi       |  17 ++
>  arch/arm/boot/dts/mstar-infinity3.dtsi        |  58 +++++
>  arch/arm/boot/dts/mstar-v7.dtsi               |   9 +
>  drivers/clk/mstar/Kconfig                     |   8 +
>  drivers/clk/mstar/Makefile                    |   2 +-
>  drivers/clk/mstar/clk-msc313-cpupll.c         | 221 ++++++++++++++++++
>  8 files changed, 393 insertions(+), 1 deletion(-)
>  create mode 100644 Documentation/devicetree/bindings/clock/mstar,msc313-=
cpupll.yaml
>  create mode 100644 drivers/clk/mstar/clk-msc313-cpupll.c
>
> --
> 2.34.1
>