Received: by 2002:a05:6a10:7420:0:0:0:0 with SMTP id hk32csp1093178pxb; Wed, 16 Feb 2022 10:48:59 -0800 (PST) X-Google-Smtp-Source: ABdhPJw7ZHVTHulrqyTvGPKMpeb4LJhTxxCRPg6QXDvl/irWhVm163w+bxmYD2++PoUTe8t2lWtS X-Received: by 2002:a17:902:fe83:b0:14d:6e55:eea3 with SMTP id x3-20020a170902fe8300b0014d6e55eea3mr3911257plm.104.1645037339688; Wed, 16 Feb 2022 10:48:59 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1645037339; cv=none; d=google.com; s=arc-20160816; b=GKBfviTurfW85Jzn8oybi2tNQV+eQS9OKuMDV8ddJtfdRHTIvJ7ZDca0gmdqxOcAlr 2XzCjy4oDynvTAE3rtTCEpTNCw5SlfH2goQ22Exs0h24g6SzGUC+Lzci4NCOZ1XaoPky M1WZ9i9D77HnOtKIHfxr497+5hqEiJWFufCjKxBrojOFOFph8y79TOpRLBp4rwRW4s80 kOHOQhdQk3uTQyDEonoJMNMd3A8K8ra21nsVkD/AMjf2vjFTWxLAAJ/i/G2WcKpd7mVs yAO5QLxftrX+8RrkJPESamy9a712MoDazJKh8sskF5JZvXznsCLfoZeiSzHO4RjY0Di4 fkGQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=axirFphiAe3nEeQxGnlc+Z7Vz+fnnIQ59hOJ5X8mCRY=; b=a6ooE6wGqUMfr0doFzaXLcLGDlfHHRrZaWk4F6s4k1DSwNUDLOp1eEpfBDROhSYwsN Hab+Y9u1/bILhNoB5NNJflFhwGMY5dmIoW42Onj6dwa8/YfwOu1eN5U9kFZE7EcPq5DY Xwx98Z0FJggI896eHpjC591ujsnvlGexURX3zFpabXXb5/M38vfotieB9+IhfMBspv7y cNM/yNBgwVxA1AdW4dV4klXqTYCxoLhZ0qtoxxe3lO/j7m0/U5eFFLUcBoVmzjMvfGYu 2309ygbCcAAolKshhHRUwwXXx8TToF5Gi4DhDBVW0TQo8q2Nq0dxbGy6sEKtcf+okhc5 GVjQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=XQNmgzIs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id d24si6481369pgv.739.2022.02.16.10.48.43; Wed, 16 Feb 2022 10:48:59 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=XQNmgzIs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236993AbiBPRSr (ORCPT + 99 others); Wed, 16 Feb 2022 12:18:47 -0500 Received: from mxb-00190b01.gslb.pphosted.com ([23.128.96.19]:44304 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235102AbiBPRSq (ORCPT ); Wed, 16 Feb 2022 12:18:46 -0500 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 18FA3BECDA; Wed, 16 Feb 2022 09:18:33 -0800 (PST) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 21GHIOjY036304; Wed, 16 Feb 2022 11:18:24 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1645031904; bh=axirFphiAe3nEeQxGnlc+Z7Vz+fnnIQ59hOJ5X8mCRY=; h=From:To:CC:Subject:Date; b=XQNmgzIs363R9g9LXFknzQi+ZhPQ6xEpgliq90GwHb0Mcazsv6PqBRxiGGtrENMlH zIxN9PdV7OZjiuQklmnrJbDi1LfdV5pDG8+TuC29fqn4Byz78BbulueDX9iNhkh8Ly mWdPgYDkXye8kLGFt7tWFBPGKTlyiCgVeBUTMFnE= Received: from DFLE115.ent.ti.com (dfle115.ent.ti.com [10.64.6.36]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 21GHIOfm096442 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 16 Feb 2022 11:18:24 -0600 Received: from DFLE109.ent.ti.com (10.64.6.30) by DFLE115.ent.ti.com (10.64.6.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14; Wed, 16 Feb 2022 11:18:24 -0600 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE109.ent.ti.com (10.64.6.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14 via Frontend Transport; Wed, 16 Feb 2022 11:18:24 -0600 Received: from ula0132425.dhcp.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 21GHIJjO056750; Wed, 16 Feb 2022 11:18:20 -0600 From: Vignesh Raghavendra To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Santosh Shilimkar CC: , Marc Zyngier , , Subject: [PATCH v2 0/5] arm64: Initial support for Texas Instruments AM62 Platform Date: Wed, 16 Feb 2022 22:48:10 +0530 Message-ID: <20220216171815.384377-1-vigneshr@ti.com> X-Mailer: git-send-email 2.35.1 MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.5 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This adds AM62 SoC support. The AM62 SoC family is the follow on AM335x built on K3 Multicore SoC architecture platform, providing ultra-low-power modes, dual display, multi-sensor edge compute, security and other BOM-saving integration. The AM62 SoC targets broad market to enable applications such as Industrial HMI, PLC/CNC/Robot control, Medical Equipment, Building Automation, Appliances and more. More details can be found in the Technical Reference Manual: https://www.ti.com/lit/pdf/spruiv7 v2: * Fix GIC node to include GICC, GICH, GICV * Trim commit message of 4/5 and update to include dtsi file split up * Sort address ranges and update to include more peripherals * Fix reguilator node names to meet DT spec in 5/5 * Collect Acks Boot log: https://controlc.com/c6e5a1f6 v1: https://lore.kernel.org/r/20220208131827.1430086-1-vigneshr@ti.com Nishanth Menon (2): dt-bindings: arm: ti: Add bindings for AM625 SoC arm64: dts: ti: Add support for AM62-SK Suman Anna (1): dt-bindings: pinctrl: k3: Introduce pinmux definitions for AM62 Vignesh Raghavendra (2): soc: ti: k3-socinfo: Add AM62x JTAG ID arm64: dts: ti: Introduce base support for AM62x SoC .../devicetree/bindings/arm/ti/k3.yaml | 6 + arch/arm64/boot/dts/ti/Makefile | 2 + arch/arm64/boot/dts/ti/k3-am62-main.dtsi | 267 ++++++++++++++++++ arch/arm64/boot/dts/ti/k3-am62-mcu.dtsi | 36 +++ arch/arm64/boot/dts/ti/k3-am62-wakeup.dtsi | 41 +++ arch/arm64/boot/dts/ti/k3-am62.dtsi | 105 +++++++ arch/arm64/boot/dts/ti/k3-am625-sk.dts | 206 ++++++++++++++ arch/arm64/boot/dts/ti/k3-am625.dtsi | 103 +++++++ drivers/soc/ti/k3-socinfo.c | 1 + include/dt-bindings/pinctrl/k3.h | 3 + 10 files changed, 770 insertions(+) create mode 100644 arch/arm64/boot/dts/ti/k3-am62-main.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-am62-mcu.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-am62-wakeup.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-am62.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-am625-sk.dts create mode 100644 arch/arm64/boot/dts/ti/k3-am625.dtsi -- 2.35.1