Received: by 2002:a05:6a10:7420:0:0:0:0 with SMTP id hk32csp354551pxb; Thu, 17 Feb 2022 05:43:36 -0800 (PST) X-Google-Smtp-Source: ABdhPJwhty+rP/bAAoqfSW/iFHBTVdATX9gVnESfJwG9GJfbWGzXwAjLmengZV07YtLqqDsxpsyi X-Received: by 2002:aa7:c047:0:b0:40b:488:547c with SMTP id k7-20020aa7c047000000b0040b0488547cmr2655650edo.76.1645105416580; Thu, 17 Feb 2022 05:43:36 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1645105416; cv=none; d=google.com; s=arc-20160816; b=qa6iu+OGres4TStLgvlMqO519LGMKswlrZAD6a531f5L+v9dHp01UI1vSwryXTxa5e ZvdsznPGSLVdqL9MkJp8dDBdWHHIgkv4f2VKYh+FaJvgvMSAazoFgEfSXdoJ4QbyL8er jGd3+vqxHQFFHzNAW3LIGh9/vxvcj3Klzk/WVUeGoswN6/W1+nyM3Kzkk8VAPoHEyBt3 7iBvQGDhvlMlbgBzyGkl0B9qR9cdJAhdZnnavIUYx4i5OiZgZdNZ0zFAstz11aC0Kn8y P7lpwKGl6E/3ZvZee4NynmFqimmntgdifIHADIeUfvdAyTYJDSuEF8Cp9WAU4mCX/ZeS EO4A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=HRx8T4zgpY2IuuhghOcb/JTF1D7VMe7Nw9viYbE3X18=; b=tDcYmVSm+f7eqhP1fOec3y59uOjJWPTPd8QikgKuCoGO6w8o/Q7m8sznsrKukwj4AH 8xwDwYTGjjs8Bc/UXJ9N8IgX26AHQOVq78TjTOvxlrTGdtOigkgIK78cYhG9olbCWcXW 68O0krCG9leWVq8EL3z24azVDK+3sv4QxvOgM+DApUGj4B+UvvUFS0Gx9fb2jIUuV92l XTGmNbYHxZNMQCLQAFH2pzH5PTwQtiAFoDy4jgI38HlbTiNvAvJiMedAFpgy/IuTq3lV n5o3Yjqi6DGwwLyh2LcMAk/bVVuIfphX8aUpUmHx3aQSpV4qv1Bno8hd8eiIUST5xDTZ CJnA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=v2UobaC4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id j3si1711012ejj.296.2022.02.17.05.43.07; Thu, 17 Feb 2022 05:43:36 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=v2UobaC4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230152AbiBQBUC (ORCPT + 99 others); Wed, 16 Feb 2022 20:20:02 -0500 Received: from mxb-00190b01.gslb.pphosted.com ([23.128.96.19]:40412 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229854AbiBQBUB (ORCPT ); Wed, 16 Feb 2022 20:20:01 -0500 Received: from mail-oi1-x231.google.com (mail-oi1-x231.google.com [IPv6:2607:f8b0:4864:20::231]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 416E629E97E for ; Wed, 16 Feb 2022 17:19:48 -0800 (PST) Received: by mail-oi1-x231.google.com with SMTP id x24so4320164oie.9 for ; Wed, 16 Feb 2022 17:19:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=HRx8T4zgpY2IuuhghOcb/JTF1D7VMe7Nw9viYbE3X18=; b=v2UobaC4GMeY+ccR+REFy6YKl7AYAKAaCuO8ahX4AxZXnRH3rvcAM4gwUtIXRWonpa 8GKUVv0gBBq5EFnnNr9Dcd4yPeSKQqpXdrY9WmRfYZB1LTiqL4pnY3w6jT9o1usOqVHz 5SPJ4AW7Sfc6rTjTJxn3BBdSeEzAvW3/YxmNqdCoGhXv1fJKaOlfAO9eWT+I2NHTC2p9 DQxYmE3cQc/n56Xfe4bWbXK65XPOuCxTBzoEKbT8dtQIqU52EB/JEA5PJjtIq7UQld6X CPfeZylGmD4tDh5FU/IriqB/cGNDpkN9UztOEyZKDS3tQWXsWpLz7hYYYtJjFrTMqs/n Egfw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=HRx8T4zgpY2IuuhghOcb/JTF1D7VMe7Nw9viYbE3X18=; b=VwFERzuX5HJriTlV9zKJ2a1qI21zCxlhvT4ViVVCvgBukecazCO5TM/UfK26RraJFr 633noYkk1dOqDzZ7CbOpwb4FikGndd59iHjFyAfw1keit3x2h2bDx47kuyDNyINuu9Bx H1wzw2NbpK/NKdCuOuJNNVqehnDz0Q7XCVB1XFJ7J6K11169oNWWr6imUYADcr3P7E7d +TUPx9+oWTQ/utovafv4BAowiD/RLxW+B8v+eNJs1NYQT/PEO0T0eI8qqabHEie66K6u B60TYSB/Xb/w74bmo5WgNNeduaP6hXJsrIKPRVizMMQxhz9qtFRZ0pFrIjORyI1lTHjj qJXw== X-Gm-Message-State: AOAM533S6q6W2ML5H/DouX5dWs8Q9MQBckL7aLtBwptZddoyfA8xIwLp MLw7rouIhkytoBC0Kbx+ta81jQ== X-Received: by 2002:a54:438f:0:b0:2d4:4348:d58b with SMTP id u15-20020a54438f000000b002d44348d58bmr187510oiv.102.1645060787279; Wed, 16 Feb 2022 17:19:47 -0800 (PST) Received: from ripper.. ([2600:1700:a0:3dc8:205:1bff:fec0:b9b3]) by smtp.gmail.com with ESMTPSA id h27sm15665329ote.57.2022.02.16.17.19.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Feb 2022 17:19:46 -0800 (PST) From: Bjorn Andersson To: Rob Clark , Abhinav Kumar , Dmitry Baryshkov Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 1/2] drm/msm/dpu: Add INTF_5 interrupts Date: Wed, 16 Feb 2022 17:21:54 -0800 Message-Id: <20220217012155.1717511-1-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.33.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org SC8180x has the eDP controller wired up to INTF_5, so add the interrupt register block for this interface to the list. Signed-off-by: Bjorn Andersson --- Changes since v2: - None drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c | 6 ++++++ drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.h | 1 + 2 files changed, 7 insertions(+) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c index a77a5eaa78ad..dd2161e7bdb6 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c @@ -23,6 +23,7 @@ #define MDP_INTF_2_OFF 0x6B000 #define MDP_INTF_3_OFF 0x6B800 #define MDP_INTF_4_OFF 0x6C000 +#define MDP_INTF_5_OFF 0x6C800 #define MDP_AD4_0_OFF 0x7C000 #define MDP_AD4_1_OFF 0x7D000 #define MDP_AD4_INTR_EN_OFF 0x41c @@ -93,6 +94,11 @@ static const struct dpu_intr_reg dpu_intr_set[] = { MDP_INTF_4_OFF+INTF_INTR_EN, MDP_INTF_4_OFF+INTF_INTR_STATUS }, + { + MDP_INTF_5_OFF+INTF_INTR_CLEAR, + MDP_INTF_5_OFF+INTF_INTR_EN, + MDP_INTF_5_OFF+INTF_INTR_STATUS + }, { MDP_AD4_0_OFF + MDP_AD4_INTR_CLEAR_OFF, MDP_AD4_0_OFF + MDP_AD4_INTR_EN_OFF, diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.h b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.h index 1ab75cccd145..37379966d8ec 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.h +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.h @@ -22,6 +22,7 @@ enum dpu_hw_intr_reg { MDP_INTF2_INTR, MDP_INTF3_INTR, MDP_INTF4_INTR, + MDP_INTF5_INTR, MDP_AD4_0_INTR, MDP_AD4_1_INTR, MDP_INTF0_7xxx_INTR, -- 2.33.1