Received: by 2002:a05:6a10:7420:0:0:0:0 with SMTP id hk32csp3584496pxb; Mon, 21 Feb 2022 01:03:03 -0800 (PST) X-Google-Smtp-Source: ABdhPJz9poPl76vGXV9Zdutu6qU5KJdqn3R/d9lhUy/MWLo3jd0ouKOE3iPXi26Q1yle+fg3ZYu0 X-Received: by 2002:a17:906:940d:b0:6d0:ee09:6b66 with SMTP id q13-20020a170906940d00b006d0ee096b66mr7792989ejx.19.1645434183382; Mon, 21 Feb 2022 01:03:03 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1645434183; cv=none; d=google.com; s=arc-20160816; b=w+xPg0kEPjjALQEn+OfmeSxkZl8TdM5F8EHkQgqf0U8mVm4gvurNoY7DztEUCTszAB lbhhDi0fkC6ivMQfyZbz6UWQteO3e4/AiHePCmVQg+5TKd7UnzSzUsERoAOXVaBsYxP4 miFUS8vYdyrLtJz2rtwVltKa0WE592ZJu5D/mow+ofWLluZ1R7tiUwX6HrtZMFjABqjM 9GBozbfWj/gplIzGevVfYX48MRHde/BeE3OjZBK4EphS24qSisQzJ3sQGiDmr7Z2YiSJ sE5yOs2e0uKv/no7nSZ2oRQOMC95ufCT/z12Fdd9Ihsud8HvKmrUq8njDefbs7GKM861 vaYg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-transfer-encoding :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=5ReSQl6Dl00wXsL3IRNGvT8moueJ6AwdeXm//Rp/71Y=; b=Qw/pF2SBazuzlOYs+BwW+A0roQeQZUV/atRYyHiP2BIJoYExmqMWl74GghFdspaR+Y y9Ozjj6cHAFx3WyfJd9ziDRC5T3A3MZf/sbrlOAy6cQcz4zTyul/o756y/XXakEb94cs Yki/Mby0lxwRjq6bD5MTzvWfQI2P8KNsXA8irOqi1mTaAcGyviXNrFYKtYUKyA1LrCA2 8JWy3spci2PsiScHyrlsy9EUFE/H2Wwe5lgkRyoUrti31TQS0lhRey/VR/sz6r+3DEJ4 iUv4owRbg/xcfc9taPLsP2utDgvx47gWUB4A/ofpugRDyaPrJ8b/s45H1asQ98PPRzNr O3Sw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=Dugsq+id; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id f7si7632849ejj.794.2022.02.21.01.02.39; Mon, 21 Feb 2022 01:03:03 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=Dugsq+id; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242014AbiBSOab (ORCPT + 99 others); Sat, 19 Feb 2022 09:30:31 -0500 Received: from mxb-00190b01.gslb.pphosted.com ([23.128.96.19]:57938 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238683AbiBSOab (ORCPT ); Sat, 19 Feb 2022 09:30:31 -0500 Received: from dfw.source.kernel.org (dfw.source.kernel.org [139.178.84.217]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B035C606F8; Sat, 19 Feb 2022 06:30:11 -0800 (PST) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id EBD5B60B12; Sat, 19 Feb 2022 14:30:10 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id F2790C004E1; Sat, 19 Feb 2022 14:30:09 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1645281010; bh=1QZrh94O15KQIpRKoAgo4yfgnwnVtT+uyOyqoZ05rc8=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=Dugsq+id1n5+UDe7D5lP60NMG95d1fKfjDrpX4hL+DZdV7jFpjZ1Qz3MMhiDUtPGZ zbqv62j1120QkeEBDl6Usy8tlI46+ajHe1n8yqgq0849xBb8q4HWiKuVlqR20b0m2n J20JqDQjJsfYvFK/ZPhrFHp0DNhMZK3AXR5a6eTB7OdAckRKMgKDUFtLE9B/fQDRTc RDXdmJiyZKv800cDhyYXo/yXrt8+KTGHJ07DspQzPVqttw2ua2yfnWIyaiH7wR35IA f7EyI0aJaU22m2g3fcVqXCtrv24m+r9s4HgbNwsk4rhU/sO/GVXsRZtdqn93kjbztO dMVBxNpTef9DA== Received: by pali.im (Postfix) id 05BFC2B70; Sat, 19 Feb 2022 15:30:06 +0100 (CET) Date: Sat, 19 Feb 2022 15:30:06 +0100 From: Pali =?utf-8?B?Um9ow6Fy?= To: Russell King , Andrew Lunn , Sebastian Hesselbarth , Gregory Clement , Jason Gunthorpe Cc: linux-arm-kernel@lists.infradead.org, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v2 1/2] ARM: Marvell: Update PCIe fixup Message-ID: <20220219143006.bsr6wdagf5ytynxu@pali> References: <20211101150405.14618-1-pali@kernel.org> <20211102171259.9590-1-pali@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20211102171259.9590-1-pali@kernel.org> User-Agent: NeoMutt/20180716 X-Spam-Status: No, score=-7.2 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org PING, Gente reminder for patch 1/2. On Tuesday 02 November 2021 18:12:58 Pali Rohár wrote: > - The code relies on rc_pci_fixup being called, which only happens > when CONFIG_PCI_QUIRKS is enabled, so add that to Kconfig. Omitting > this causes a booting failure with a non-obvious cause. > - Update rc_pci_fixup to set the class properly, copying the > more modern style from other places > - Correct the rc_pci_fixup comment > > This patch just re-applies commit 1dc831bf53fd ("ARM: Kirkwood: Update > PCI-E fixup") for all other Marvell ARM platforms which have same buggy > PCIe controller and do not use pci-mvebu.c controller driver yet. > > Long-term goal for these Marvell ARM platforms should be conversion to > pci-mvebu.c controller driver and removal of these fixups in arch code. > > Signed-off-by: Pali Rohár > Cc: Jason Gunthorpe > Cc: stable@vger.kernel.org > > --- > Changes in v2: > * Move MIPS change into separate patch > * Add information that this patch is for platforms which do not use pci-mvebu.c > --- > arch/arm/Kconfig | 1 + > arch/arm/mach-dove/pcie.c | 11 ++++++++--- > arch/arm/mach-mv78xx0/pcie.c | 11 ++++++++--- > arch/arm/mach-orion5x/Kconfig | 1 + > arch/arm/mach-orion5x/pci.c | 12 +++++++++--- > 5 files changed, 27 insertions(+), 9 deletions(-) > > diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig > index fc196421b2ce..9f157e973555 100644 > --- a/arch/arm/Kconfig > +++ b/arch/arm/Kconfig > @@ -400,6 +400,7 @@ config ARCH_DOVE > select GENERIC_IRQ_MULTI_HANDLER > select GPIOLIB > select HAVE_PCI > + select PCI_QUIRKS if PCI > select MVEBU_MBUS > select PINCTRL > select PINCTRL_DOVE > diff --git a/arch/arm/mach-dove/pcie.c b/arch/arm/mach-dove/pcie.c > index ee91ac6b5ebf..ecf057a0f5ba 100644 > --- a/arch/arm/mach-dove/pcie.c > +++ b/arch/arm/mach-dove/pcie.c > @@ -135,14 +135,19 @@ static struct pci_ops pcie_ops = { > .write = pcie_wr_conf, > }; > > +/* > + * The root complex has a hardwired class of PCI_CLASS_MEMORY_OTHER, when it > + * is operating as a root complex this needs to be switched to > + * PCI_CLASS_BRIDGE_HOST or Linux will errantly try to process the BAR's on > + * the device. Decoding setup is handled by the orion code. > + */ > static void rc_pci_fixup(struct pci_dev *dev) > { > - /* > - * Prevent enumeration of root complex. > - */ > if (dev->bus->parent == NULL && dev->devfn == 0) { > int i; > > + dev->class &= 0xff; > + dev->class |= PCI_CLASS_BRIDGE_HOST << 8; > for (i = 0; i < DEVICE_COUNT_RESOURCE; i++) { > dev->resource[i].start = 0; > dev->resource[i].end = 0; > diff --git a/arch/arm/mach-mv78xx0/pcie.c b/arch/arm/mach-mv78xx0/pcie.c > index 636d84b40466..9362b5fc116f 100644 > --- a/arch/arm/mach-mv78xx0/pcie.c > +++ b/arch/arm/mach-mv78xx0/pcie.c > @@ -177,14 +177,19 @@ static struct pci_ops pcie_ops = { > .write = pcie_wr_conf, > }; > > +/* > + * The root complex has a hardwired class of PCI_CLASS_MEMORY_OTHER, when it > + * is operating as a root complex this needs to be switched to > + * PCI_CLASS_BRIDGE_HOST or Linux will errantly try to process the BAR's on > + * the device. Decoding setup is handled by the orion code. > + */ > static void rc_pci_fixup(struct pci_dev *dev) > { > - /* > - * Prevent enumeration of root complex. > - */ > if (dev->bus->parent == NULL && dev->devfn == 0) { > int i; > > + dev->class &= 0xff; > + dev->class |= PCI_CLASS_BRIDGE_HOST << 8; > for (i = 0; i < DEVICE_COUNT_RESOURCE; i++) { > dev->resource[i].start = 0; > dev->resource[i].end = 0; > diff --git a/arch/arm/mach-orion5x/Kconfig b/arch/arm/mach-orion5x/Kconfig > index e94a61901ffd..7189a5b1ec46 100644 > --- a/arch/arm/mach-orion5x/Kconfig > +++ b/arch/arm/mach-orion5x/Kconfig > @@ -6,6 +6,7 @@ menuconfig ARCH_ORION5X > select GPIOLIB > select MVEBU_MBUS > select FORCE_PCI > + select PCI_QUIRKS > select PHYLIB if NETDEVICES > select PLAT_ORION_LEGACY > help > diff --git a/arch/arm/mach-orion5x/pci.c b/arch/arm/mach-orion5x/pci.c > index 76951bfbacf5..5145fe89702e 100644 > --- a/arch/arm/mach-orion5x/pci.c > +++ b/arch/arm/mach-orion5x/pci.c > @@ -509,14 +509,20 @@ static int __init pci_setup(struct pci_sys_data *sys) > /***************************************************************************** > * General PCIe + PCI > ****************************************************************************/ > + > +/* > + * The root complex has a hardwired class of PCI_CLASS_MEMORY_OTHER, when it > + * is operating as a root complex this needs to be switched to > + * PCI_CLASS_BRIDGE_HOST or Linux will errantly try to process the BAR's on > + * the device. Decoding setup is handled by the orion code. > + */ > static void rc_pci_fixup(struct pci_dev *dev) > { > - /* > - * Prevent enumeration of root complex. > - */ > if (dev->bus->parent == NULL && dev->devfn == 0) { > int i; > > + dev->class &= 0xff; > + dev->class |= PCI_CLASS_BRIDGE_HOST << 8; > for (i = 0; i < DEVICE_COUNT_RESOURCE; i++) { > dev->resource[i].start = 0; > dev->resource[i].end = 0; > -- > 2.20.1 >