Received: by 2002:a05:6a10:7420:0:0:0:0 with SMTP id hk32csp3603148pxb; Mon, 21 Feb 2022 01:33:03 -0800 (PST) X-Google-Smtp-Source: ABdhPJxphktjhJwL/kXribx/cMYOMc9YfcgMwcb/lZnVCccKmTZjM8Ak4FcRRKHwNEzVhAUCC49I X-Received: by 2002:a17:90b:2347:b0:1bc:5def:eaaa with SMTP id ms7-20020a17090b234700b001bc5defeaaamr940pjb.130.1645435983216; Mon, 21 Feb 2022 01:33:03 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1645435983; cv=none; d=google.com; s=arc-20160816; b=vKVelNJ+KMhI5jBoPLgqMYkXQinSmwn60N937iseJNco+T/uWnAO5tspYtMDACvynr CbWPq0bQciJ6j/ABYlPaLCmXp2qemOK71A4tq+C8BFnTN/+W7DmneCE49JOAI0gX9dcm 5PEMI3K73uWw0zZ4fQIRTTBGF0mBTzmjx383oz9E5EQMoUSIwbizHBt8i41lWYa8Zdhv aWyzhC/jF/5WV2TRw3BbUJIJymeqCV+u8qkGGbFtODH5SEsAPqKV8eBbA8WelY4pTVSG yzaU5yY+V0SQAGntau+tauLO1j6f8ktKEKP25PhPC2+nOAsU7Jmhtiy34/2V5KvQd5Ns lDvA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:cc:to:subject :message-id:date:from:in-reply-to:references:mime-version :dkim-signature; bh=eNNELyK6rFJJHFaUCuJ/2NvgH8KzLC6034GXSMWtogE=; b=CnteMnXpI16gTLrqmbYX1dj2rVgNq435G6Kcl//Qgh9nl/EJuiy/9Ye6vWrDLRbPpn GZ6w/iD8BX9UhZY/dahTDm5/jiaXnKzakLQoo7TN41IXXPh8ca3IgZ8ZwQnASwWr/SFm Nb8klPoV9iq6KuvOuQ/p14Izvzk1KV5ANWZHQj4t9bIHeCxfsodJzg8h4z4d2HfLMBde kPh5SR0/G20K1d1cYSfhH24s7blCE598m1nJQLM4595P4O8jvXqIrPWo4wMA/VJs1X2r AhJelyMEWmpz7U868ZK83Ee+VAUNYZdaDz66EaXgFo+sMMZJj61xjr+Kgc04yuJXEfeU J6ww== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=BLvFy+oy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id e9si32533402plh.450.2022.02.21.01.32.49; Mon, 21 Feb 2022 01:33:03 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=BLvFy+oy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1344265AbiBUDdm (ORCPT + 99 others); Sun, 20 Feb 2022 22:33:42 -0500 Received: from mxb-00190b01.gslb.pphosted.com ([23.128.96.19]:52636 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238715AbiBUDdk (ORCPT ); Sun, 20 Feb 2022 22:33:40 -0500 Received: from dfw.source.kernel.org (dfw.source.kernel.org [IPv6:2604:1380:4641:c500::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 885323DA65; Sun, 20 Feb 2022 19:33:17 -0800 (PST) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id 25DDF61160; Mon, 21 Feb 2022 03:33:17 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 868B3C36AE9; Mon, 21 Feb 2022 03:33:16 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1645414396; bh=jX3lfdiLUVCw6uNnO03H95weJLMzcQ7bp4tg8jLdSxI=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=BLvFy+oyFgpf1kjBC/6XOK8zM/GyfV2FnY64eMuTKKhzMfcc/w5DNoaKvlvpwYmx6 yfmZoqnpPDxjVzzvGFoYT9dbG7eXxV9HzaU0s0cp/kAEu01pH28hsO2K5+cHXJrdha B3TPihjH1j7pWgNUiN8StjCdP5qrH0XX7D0RHO/3JN9DiZegbQr/4SlF0rj1vYejdi 6kGU4Jbyal+kPlaC+x+D9IRUOpbxg2AZTQ3sXFzo2dWxD8JDpR/jAXq7JzMoj6bktT OqtzEj61wIzP1F5vuKrfUkx/mdAmdYkvsjiJH+1oHdA4sOslPgguI4lounlgquuAGE PcI2bP1F/rMbQ== Received: by mail-ej1-f52.google.com with SMTP id qx21so29509620ejb.13; Sun, 20 Feb 2022 19:33:16 -0800 (PST) X-Gm-Message-State: AOAM532RgaAMc80tngvlwjSKoZoOKH7top0/UbyDo0Gk28c7onvLoooz bgTMahEq0ghqiP+AylmbvQRtXmKPKWbqiNDgug== X-Received: by 2002:a17:906:79c4:b0:6cf:5489:da57 with SMTP id m4-20020a17090679c400b006cf5489da57mr14515037ejo.48.1645414394846; Sun, 20 Feb 2022 19:33:14 -0800 (PST) MIME-Version: 1.0 References: <20220218145437.18563-1-granquet@baylibre.com> <20220218145437.18563-13-granquet@baylibre.com> In-Reply-To: <20220218145437.18563-13-granquet@baylibre.com> From: Chun-Kuang Hu Date: Mon, 21 Feb 2022 11:33:02 +0800 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v8 12/19] drm/mediatek: dpi: move the csc_enable bit to board config To: Guillaume Ranquet Cc: Chun-Kuang Hu , Philipp Zabel , David Airlie , Daniel Vetter , Rob Herring , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Matthias Brugger , Chunfeng Yun , Kishon Vijay Abraham I , Vinod Koul , deller@gmx.de, CK Hu , Jitao Shi , AngeloGioacchino Del Regno , DRI Development , "moderated list:ARM/Mediatek SoC support" , DTML , linux-kernel , Linux ARM , linux-phy@lists.infradead.org, linux-fbdev@vger.kernel.org Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Spam-Status: No, score=-7.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, Guillaume: Guillaume Ranquet =E6=96=BC 2022=E5=B9=B42=E6=9C=88= 18=E6=97=A5 =E9=80=B1=E4=BA=94 =E4=B8=8B=E5=8D=8810:56=E5=AF=AB=E9=81=93=EF= =BC=9A > > Add flexibility by moving the csc_enable bit to board config After replace 'board' with 'SoC', Reviewed-by: Chun-Kuang Hu > > Signed-off-by: Guillaume Ranquet > --- > drivers/gpu/drm/mediatek/mtk_dpi.c | 8 +++++++- > 1 file changed, 7 insertions(+), 1 deletion(-) > > diff --git a/drivers/gpu/drm/mediatek/mtk_dpi.c b/drivers/gpu/drm/mediate= k/mtk_dpi.c > index fcf88dcd8b89d..be99399faf1bb 100644 > --- a/drivers/gpu/drm/mediatek/mtk_dpi.c > +++ b/drivers/gpu/drm/mediatek/mtk_dpi.c > @@ -133,6 +133,7 @@ struct mtk_dpi_conf { > u32 hvsize_mask; > u32 channel_swap_shift; > u32 yuv422_en_bit; > + u32 csc_enable_bit; > const struct mtk_dpi_yc_limit *limit; > }; > > @@ -363,7 +364,8 @@ static void mtk_dpi_config_yuv422_enable(struct mtk_d= pi *dpi, bool enable) > > static void mtk_dpi_config_csc_enable(struct mtk_dpi *dpi, bool enable) > { > - mtk_dpi_mask(dpi, DPI_CON, enable ? CSC_ENABLE : 0, CSC_ENABLE); > + mtk_dpi_mask(dpi, DPI_CON, enable ? dpi->conf->csc_enable_bit : 0= , > + dpi->conf->csc_enable_bit); > } > > static void mtk_dpi_config_swap_input(struct mtk_dpi *dpi, bool enable) > @@ -827,6 +829,7 @@ static const struct mtk_dpi_conf mt8173_conf =3D { > .hvsize_mask =3D HSIZE_MASK, > .channel_swap_shift =3D CH_SWAP, > .yuv422_en_bit =3D YUV422_EN, > + .csc_enable_bit =3D CSC_ENABLE, > .limit =3D &mtk_dpi_limit, > }; > > @@ -843,6 +846,7 @@ static const struct mtk_dpi_conf mt2701_conf =3D { > .hvsize_mask =3D HSIZE_MASK, > .channel_swap_shift =3D CH_SWAP, > .yuv422_en_bit =3D YUV422_EN, > + .csc_enable_bit =3D CSC_ENABLE, > .limit =3D &mtk_dpi_limit, > }; > > @@ -858,6 +862,7 @@ static const struct mtk_dpi_conf mt8183_conf =3D { > .hvsize_mask =3D HSIZE_MASK, > .channel_swap_shift =3D CH_SWAP, > .yuv422_en_bit =3D YUV422_EN, > + .csc_enable_bit =3D CSC_ENABLE, > .limit =3D &mtk_dpi_limit, > }; > > @@ -873,6 +878,7 @@ static const struct mtk_dpi_conf mt8192_conf =3D { > .hvsize_mask =3D HSIZE_MASK, > .channel_swap_shift =3D CH_SWAP, > .yuv422_en_bit =3D YUV422_EN, > + .csc_enable_bit =3D CSC_ENABLE, > .limit =3D &mtk_dpi_limit, > }; > > -- > 2.34.1 >