X-Received: by 2002:a17:906:d8c2:b0:6cf:ea10:905d with SMTP id re2-20020a170906d8c200b006cfea10905dmr6952ejb.296.1645626265015; Wed, 23 Feb 2022 06:24:25 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1645626265; cv=none; d=google.com; s=arc-20160816; b=J3iDvjhDkD9RyErYf0pkMrV9ohjbIiHbKFv0RVhrW/u/X9yOCeftbk9Sl+S+EiQuh8 Met8AWVdgZ1M+5xx1Iq+m74mfh8g9mQHILcPjLkuGPLKLWb73bhuP8FaxHGc9YF5H44P Mxa6NGYAfMzKAz3T8Z7Fjf1VIKFcyPdPStaU44IbbjZJKwOocycGSepg6VUn2IXfvWKd 9BXHT9ObpDenh5tx0UOrEbkWKNPJUBycKSlobqI2pDRE3fgFT/GurtP/YIqhGGHiZqkX F1IWkbadn1iBpHc8Xw1EBuiCXOk7v+4MUgAWTXWnLQ79usnDViJeIWCfubLpMKDgIkb5 NcYA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=9g7NR8Bf2LTodprIFu3Y3R5c47jJwfGT/VKE7qfEfOU=; b=aR2xztXrXyEC2q+fEPD/LV1AD304ZtBQAyta1E1GrzYJTOhCOAGhYGU/8kYg3A0WuM d01OJJB0B3MUDSwC24rbCTa1uKeZCwP241cSQik/2bbnQ/3Xv3GHiej0ZYMCb1IlnGFi HIkcnmx7L1A4ZAf+OoMB57u+qdgF/p8I67pZICBTo3UpRH+XJfzX/SgdPtxXLqeBWiZb vp+fgMNOkoS7pJnkE6nDZU/JvjPnzQPbsYN+HMqZxC2FarTnhMxSnIcnxQRWFVQKpTQi y8TKPOaMIWGgfPVfWs3N0V/aRQDkUQ1/4RI1oPt9NpwWHz8Rq8LhPgf3UAwhv1t0t8xI P4vw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="bPvs7dR/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id d22si14264503edz.339.2022.02.23.06.24.01; Wed, 23 Feb 2022 06:24:25 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="bPvs7dR/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239460AbiBWKE3 (ORCPT + 99 others); Wed, 23 Feb 2022 05:04:29 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57604 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236443AbiBWKE2 (ORCPT ); Wed, 23 Feb 2022 05:04:28 -0500 Received: from mail-lj1-x22d.google.com (mail-lj1-x22d.google.com [IPv6:2a00:1450:4864:20::22d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 60BCA8A332 for ; Wed, 23 Feb 2022 02:04:00 -0800 (PST) Received: by mail-lj1-x22d.google.com with SMTP id bn33so23770921ljb.6 for ; Wed, 23 Feb 2022 02:04:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=message-id:date:mime-version:user-agent:subject:content-language:to :cc:references:from:in-reply-to:content-transfer-encoding; bh=9g7NR8Bf2LTodprIFu3Y3R5c47jJwfGT/VKE7qfEfOU=; b=bPvs7dR/WY2xOa83Bltq/4jx1D4IkgJcnaWg8NK14qeTYQv4Q0qzsutllQyUbOoG8u X9951KUZuYSihI6Z6Nm9wQggh8/IWaSZa2gf8C9J6CjpLlcSwdm+drLY2x0f9hQMgDvd OJksym0tRHzczmuoJnrPchFiaXFxk1H/qMaJFAfY2hvYRhHxhgeC8jAbLpU6cyYe1TdS rAFicYXAMK9jFBDqVGKrgS31otLD/cHkYLHAafYIug2TFD5aVAVADE5GcPLRAYR5gyao 2XmXQWFeucnNK8ei4aCtFAQzqFyEKwfwJ6O2vvZandxvop4iwMrk716kQlz15OTwAcDi 0mFA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:message-id:date:mime-version:user-agent:subject :content-language:to:cc:references:from:in-reply-to :content-transfer-encoding; bh=9g7NR8Bf2LTodprIFu3Y3R5c47jJwfGT/VKE7qfEfOU=; b=VCmyW98kTsJvZ+5oHWspaZPt5qoLweq04DNkdBctl4tsAjGCUSNQSm4Tl5rxbb8X0i fWqFrPlpbKcEV4bMETlCcb8N7OV8bfYuZ8EeBGpwj1TvRuWRGV+ITJ2CAzzqwl55avfs +jDPyNLODI9otzaKyXIBMkYposRkoz4xtVtXgQCWWNrAoV0TCZUBqPQ8q7ibbR5vGnP7 AWPmxb7L94zuoz7G3u8HPB5qXpqBsWNHMiExyhWifcpxsOdhpAdxO5sMMvgdq5Rfb07v OwBLNA5XmWZUqo/LJcV+PoOnjAvw2oedY5A6/l2cggZs1N9yzLGySCHY9y/5z2JuaV6f 0bEw== X-Gm-Message-State: AOAM531+wiwyg3yy6KVyxVI0oAtSOPd25MAgO57uK7J1p2GzhNoEQMvk fW5GrckBFOQkanmyKokDTo8JYA== X-Received: by 2002:a05:651c:170d:b0:244:df25:db27 with SMTP id be13-20020a05651c170d00b00244df25db27mr20196656ljb.310.1645610638760; Wed, 23 Feb 2022 02:03:58 -0800 (PST) Received: from [192.168.43.7] ([94.25.228.217]) by smtp.gmail.com with ESMTPSA id v7sm2059543ljd.120.2022.02.23.02.03.57 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 23 Feb 2022 02:03:58 -0800 (PST) Message-ID: <9ff67710-362e-d0d4-2603-0c0ea6d1cce4@linaro.org> Date: Wed, 23 Feb 2022 13:03:56 +0300 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.6.0 Subject: Re: [PATCH] PCI: qcom: Add support for handling MSIs from 8 endpoints Content-Language: en-GB To: Manivannan Sadhasivam , lorenzo.pieralisi@arm.com, bhelgaas@google.com Cc: svarbanov@mm-sol.com, bjorn.andersson@linaro.org, robh@kernel.org, linux-pci@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org References: <20211214101319.25258-1-manivannan.sadhasivam@linaro.org> From: Dmitry Baryshkov In-Reply-To: <20211214101319.25258-1-manivannan.sadhasivam@linaro.org> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 14/12/2021 13:13, Manivannan Sadhasivam wrote: > The DWC controller used in the Qcom Platforms are capable of addressing the > MSIs generated from 8 different endpoints each with 32 vectors (256 in > total). Currently the driver is using the default value of addressing the > MSIs from 1 endpoint only. Extend it by passing the MAX_MSI_IRQS to the > num_vectors field of pcie_port structure. > > Signed-off-by: Manivannan Sadhasivam Tested-by: Dmitry Baryshkov > --- > drivers/pci/controller/dwc/pcie-qcom.c | 1 + > 1 file changed, 1 insertion(+) > > diff --git a/drivers/pci/controller/dwc/pcie-qcom.c b/drivers/pci/controller/dwc/pcie-qcom.c > index 1c3d1116bb60..8a4c08d815a5 100644 > --- a/drivers/pci/controller/dwc/pcie-qcom.c > +++ b/drivers/pci/controller/dwc/pcie-qcom.c > @@ -1550,6 +1550,7 @@ static int qcom_pcie_probe(struct platform_device *pdev) > pci->dev = dev; > pci->ops = &dw_pcie_ops; > pp = &pci->pp; > + pp->num_vectors = MAX_MSI_IRQS; > > pcie->pci = pci; > -- With best wishes Dmitry