X-Received: by 2002:aa7:d8cb:0:b0:406:3135:51c7 with SMTP id k11-20020aa7d8cb000000b00406313551c7mr712680eds.233.1645641533726; Wed, 23 Feb 2022 10:38:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1645641533; cv=none; d=google.com; s=arc-20160816; b=D/Y4XtUcmSQ1tfjs+V4xG1KhdLL1rvZq4mr+YT5qS0XHzz/xskEiP22L9tofzTqaku V1MgnpiB7wWtCwPhAhLNh8Bt+rxS2t0CXgkONyAXpP2+jqM1l6pHB+zJnTmmUeJIzPa+ WXb2yMLoTJNT5nw3Xy9u5UJaOO44WVrl/pKODDotbRJjIKVgRgH1bwuUsKV5R0XNLlzY T8KAzZMGXUL44Pu6MpsJpukYW4mSq2UPmuCxJAGunRws7csQ6MbiQthW3xtFZSflF7D5 BE+03yGxek61FvEVZjHyS9VQpe+z5XDt5iZePlCd6GUDpXF0LOSNLlje14V+QDLjkRzc +/Kg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-transfer-encoding :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=p0B0wCH8p8y6ZpRB0pjMUbffD6GhM/MAONLHOBzJ8To=; b=YqHvNR3DdlvbEBcFb5yYJiuZIlKnsCbpjFlIGw5TlgJQzFrJA+6oLyqNwWLe0KWz7U wwqzrsFzNQpXzn/wMgLmH7fy5s5Nzyar0vlUpuAhaZZzCFXvG9bPK55bZsuOaA8R1RZW UiV/qYhLhYq1QdzAKeA+4Qwl6PXlK+9vFB/XTt81HM3dgfA2WJ+9+88BIg/3lTxWFbUo zaLh0VV2sTHC92wSR2DLNzAoWRQLiTA54DbiY6mr3dSt9JzzImHFpecjfttKbQEoV/p6 C3deINuEwUVor4RC1Sgg9XUpfvQWGUT116ww9YzCJY+I2rBaVLVl7/nd09vtDsmhR7GE BsGg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=FsqqG4jt; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id 8si187089ejb.502.2022.02.23.10.38.29; Wed, 23 Feb 2022 10:38:53 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=FsqqG4jt; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242121AbiBWPgZ (ORCPT + 99 others); Wed, 23 Feb 2022 10:36:25 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44016 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242117AbiBWPgU (ORCPT ); Wed, 23 Feb 2022 10:36:20 -0500 Received: from bhuna.collabora.co.uk (bhuna.collabora.co.uk [46.235.227.227]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 844BFBB57B; Wed, 23 Feb 2022 07:35:52 -0800 (PST) Received: from [127.0.0.1] (localhost [127.0.0.1]) (Authenticated sender: nfraprado) with ESMTPSA id 76B041F429B9 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=collabora.com; s=mail; t=1645630549; bh=tP0g/xufzKKvhWPi4v/n2vm5kmuNUItMFZ3CsZ84rbI=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=FsqqG4jtdYxdTUGEACf3J8GFzjVQsjSqjIr4GVNPFl/fgoeETax4lz1Z7FK4i8cgl b35wyK80nEnrFeup3RAGiyqzRaAJsdWWB3cpYiIwhe6TZJOc3R7fVVnpJd3p1RGW/2 +BzBu0YDgwgbqGfy2sdcerbr9H1c1MNl8Gf4+UZn7rZ8ACPV7qWIt6d3NI9/Nv7KDF XvPmmIgRM/7oLDCR3PKnThmABiuBbmDOgae+7ekPPodV3CqCaSE/8kiUAjJHburRA+ 1WNfFRS1SFnGCkuNq7x/4aJYWrUl/f1Xo6xR4dXy9tG41OHFyFIt9IsESFNL+bF8KM MSHMfwZut4Dbw== Date: Wed, 23 Feb 2022 10:35:44 -0500 From: =?utf-8?B?TsOtY29sYXMgRi4gUi4gQS4=?= Prado To: Chen-Yu Tsai Cc: Allen-KH Cheng , Matthias Brugger , Rob Herring , --to=Krzysztof Kozlowski , Project_Global_Chrome_Upstream_Group@mediatek.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, Ryder Lee Subject: Re: [PATCH v2 20/23] arm64: dts: mt8192: Add display nodes Message-ID: <20220223153544.nmaufqixkchp5zkq@notapiano> References: <20220218091633.9368-1-allen-kh.cheng@mediatek.com> <20220218091633.9368-21-allen-kh.cheng@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain; charset=iso-8859-1 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_PASS,SPF_PASS, T_SCC_BODY_TEXT_LINE,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Feb 22, 2022 at 06:24:29PM +0800, Chen-Yu Tsai wrote: > Hi, > > On Fri, Feb 18, 2022 at 5:16 PM Allen-KH Cheng > wrote: > > > > Add display nodes for mt8192 SoC. > > > > Signed-off-by: Allen-KH Cheng > > --- > > arch/arm64/boot/dts/mediatek/mt8192.dtsi | 115 +++++++++++++++++++++++ > > 1 file changed, 115 insertions(+) > > > > diff --git a/arch/arm64/boot/dts/mediatek/mt8192.dtsi b/arch/arm64/boot/dts/mediatek/mt8192.dtsi > > index e3314cdc7c1a..026f2d8141b0 100644 > > --- a/arch/arm64/boot/dts/mediatek/mt8192.dtsi > > +++ b/arch/arm64/boot/dts/mediatek/mt8192.dtsi > > @@ -32,6 +32,11 @@ > > i2c7 = &i2c7; > > i2c8 = &i2c8; > > i2c9 = &i2c9; > > + ovl0 = &ovl0; > > + ovl-2l0 = &ovl_2l0; > > + ovl-2l2 = &ovl_2l2; > > + rdma0 = &rdma0; > > + rdma4 = &rdma4; > > }; > > > > clk26m: oscillator0 { > > @@ -1224,6 +1229,13 @@ > > #clock-cells = <1>; > > }; > > > > + mutex: mutex@14001000 { > > + compatible = "mediatek,mt8192-disp-mutex"; > > + reg = <0 0x14001000 0 0x1000>; > > + interrupts = ; > > + clocks = <&mmsys CLK_MM_DISP_MUTEX0>; > > + }; > > + > > smi_common: smi@14002000 { > > compatible = "mediatek,mt8192-smi-common"; > > reg = <0 0x14002000 0 0x1000>; > > @@ -1255,6 +1267,109 @@ > > power-domains = <&spm MT8192_POWER_DOMAIN_DISP>; > > }; > > > > + ovl0: ovl@14005000 { > > + compatible = "mediatek,mt8192-disp-ovl"; > > + reg = <0 0x14005000 0 0x1000>; > > + interrupts = ; > > + clocks = <&mmsys CLK_MM_DISP_OVL0>; > > + iommus = <&iommu0 M4U_PORT_L0_OVL_RDMA0>, > > + <&iommu0 M4U_PORT_L0_OVL_RDMA0_HDR>; > > + power-domains = <&spm MT8192_POWER_DOMAIN_DISP>; > > + }; > > + > > + ovl_2l0: ovl@14006000 { > > + compatible = "mediatek,mt8192-disp-ovl-2l"; > > + reg = <0 0x14006000 0 0x1000>; > > + interrupts = ; > > + power-domains = <&spm MT8192_POWER_DOMAIN_DISP>; > > + clocks = <&mmsys CLK_MM_DISP_OVL0_2L>; > > + iommus = <&iommu0 M4U_PORT_L1_OVL_2L_RDMA0>, > > + <&iommu0 M4U_PORT_L1_OVL_2L_RDMA0_HDR>; > > + }; > > + > > + rdma0: rdma@14007000 { > > + compatible = "mediatek,mt8192-disp-rdma"; > > + reg = <0 0x14007000 0 0x1000>; > > + interrupts = ; > > + clocks = <&mmsys CLK_MM_DISP_RDMA0>; > > + iommus = <&iommu0 M4U_PORT_L0_DISP_RDMA0>; > > + mediatek,larb = <&larb0>; > > + mediatek,rdma-fifo-size = <5120>; > > + power-domains = <&spm MT8192_POWER_DOMAIN_DISP>; > > + }; > > + > > + color0: color@14009000 { > > + compatible = "mediatek,mt8192-disp-color", > > + "mediatek,mt8173-disp-color"; > > + reg = <0 0x14009000 0 0x1000>; > > + interrupts = ; > > + power-domains = <&spm MT8192_POWER_DOMAIN_DISP>; > > + clocks = <&mmsys CLK_MM_DISP_COLOR0>; > > + }; > > + > > + ccorr0: ccorr@1400a000 { > > + compatible = "mediatek,mt8192-disp-ccorr"; > > + reg = <0 0x1400a000 0 0x1000>; > > + interrupts = ; > > + power-domains = <&spm MT8192_POWER_DOMAIN_DISP>; > > + clocks = <&mmsys CLK_MM_DISP_CCORR0>; > > + }; > > + > > + aal0: aal@1400b000 { > > + compatible = "mediatek,mt8192-disp-aal"; > > git.kernel.org/chunkuang.hu/c/4ed545e7d10049b5492afc184e61a67e478a2cfd > > suggests that there should be a fallback compatible? Otherwise this > doesn't probe. Indeed, the "mediatek,mt8173-disp-aal" compatible should be appended here for the node to probe. Thanks, N?colas