Received: by 2002:a05:6a10:9afc:0:0:0:0 with SMTP id t28csp1745584pxm; Thu, 24 Feb 2022 08:35:52 -0800 (PST) X-Google-Smtp-Source: ABdhPJxNEuz3AUhrHP8+6gJuxM8n9z29MDcveS7JqZjQO1wwzN0w/hXj92P+SYb3AZO1svD/r8Ws X-Received: by 2002:a05:6a00:1307:b0:4b0:b1c:6fd9 with SMTP id j7-20020a056a00130700b004b00b1c6fd9mr3749945pfu.27.1645720552055; Thu, 24 Feb 2022 08:35:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1645720552; cv=none; d=google.com; s=arc-20160816; b=OoXligJ+0zsglnW322+ypLqXIpHPGcsH6mGIbst0oDhKtXz4wg0grY6NX2UaOFlnFn AZYLVvsqySVBe43caR9H2TIhkGYrhunavKTU8bw2MesEJsmGOHk22NAZs0FtB8c/uh2K Xtz+WHuQLMou9LVED1vV4xgggm2HgRVXOikgsBkooeSknCpCh7XXzlegYavLRhANlck/ yv+9a11uJ6WPKBnTfAJhiTpATdezVcGBKsvqVOtxeE7f1R0pL/TOEQJCtso3glHowOOV +rghvJVVzw5AEiyYMC6th+dF2UJdjZ6e15/1iIuWkABxtdrT44x7zQtrC84JlW1cY3J6 38uQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=PzX96kduRIYE/gKPsTNuQPtzkDDYW6yJR2z6E96mZSY=; b=L4I/UKvzLVtzvfan+52skQLX561SmaFzVuLhOCFFwU7uUnMG/Xp6NqIxZ9ypIlK1lt kMeY3s2ZwaePbC4SIp/zvuJJuw79N28FiiEGu0fwyvEOzDUvZ/D6GzvXEbf+qztwyWtP FicFZy0pWETGU27iDwzqS3Roojt6Sc5WLGPJ522d7nKmVkcQx5PEdTCb0m3vbE6VraiA 91EHA8P7pjglOXtpSj3X/npBVP0iE3Mjw+hPg12BIfZlfdmtNbdVZsdb2VU37jQyXrpG lIUkjhN8/7yOzlWHtHnPjJsi/8hJhy4gTK4n6Z/titKw6ClQRsC10PCZI0rJ4jBBnHv2 rcEA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=d0WERB3R; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id 26si2580751pgw.789.2022.02.24.08.35.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 24 Feb 2022 08:35:52 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=d0WERB3R; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 6D5051B019A; Thu, 24 Feb 2022 08:19:33 -0800 (PST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236637AbiBXPqC (ORCPT + 99 others); Thu, 24 Feb 2022 10:46:02 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50432 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233702AbiBXPpy (ORCPT ); Thu, 24 Feb 2022 10:45:54 -0500 Received: from mga02.intel.com (mga02.intel.com [134.134.136.20]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5F4607EA05; Thu, 24 Feb 2022 07:45:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1645717524; x=1677253524; h=message-id:date:mime-version:subject:to:cc:references: from:in-reply-to:content-transfer-encoding; bh=PzX96kduRIYE/gKPsTNuQPtzkDDYW6yJR2z6E96mZSY=; b=d0WERB3RAp/CicoT5flDd6VKqrW1FPZtctG3QR64XPg/X1id0vn9jQpY QyLRVXrvzPXr1Kyl96oN8JhNmD58urRoVPzxsiA5BseBEo766IvQhOQ7o LujrL3l4l9JBq0nrj59vNLENpbyLR71G0Iz+IXQDdPWr7qNmiZwakRJkM DCaLYFuLtvh3OtIhDXOhLpdFOW1Iw0kb9CnMElLmsqTs2tIQaLuaEsdOf Tf0/J65+e0/cU6jPofrqz4x12KItUSLSn6g7d9KfZmrPJLsWv17K9I8/V EoskBWfQZ5I3v69wHDTtcoDlpHyEHfH9/uAf0idEb8Oz49fvZrz+YeLd2 w==; X-IronPort-AV: E=McAfee;i="6200,9189,10268"; a="239663602" X-IronPort-AV: E=Sophos;i="5.90,134,1643702400"; d="scan'208";a="239663602" Received: from orsmga007.jf.intel.com ([10.7.209.58]) by orsmga101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Feb 2022 07:45:08 -0800 X-IronPort-AV: E=Sophos;i="5.90,134,1643702400"; d="scan'208";a="533178518" Received: from ronakmeh-mobl1.amr.corp.intel.com (HELO [10.212.97.131]) ([10.212.97.131]) by orsmga007-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Feb 2022 07:45:07 -0800 Message-ID: <87f434b5-0e99-d1d1-e4d1-248cf35cd05c@linux.intel.com> Date: Thu, 24 Feb 2022 09:44:23 -0600 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Firefox/91.0 Thunderbird/91.5.0 Subject: Re: [PATCH v2 3/3] soundwire: qcom: add in-band wake up interrupt support Content-Language: en-US To: Srinivas Kandagatla , robh+dt@kernel.org, vkoul@kernel.org, yung-chuan.liao@linux.intel.com Cc: devicetree@vger.kernel.org, alsa-devel@alsa-project.org, linux-kernel@vger.kernel.org, quic_srivasam@quicinc.com References: <20220224133125.6674-1-srinivas.kandagatla@linaro.org> <20220224133125.6674-4-srinivas.kandagatla@linaro.org> From: Pierre-Louis Bossart In-Reply-To: <20220224133125.6674-4-srinivas.kandagatla@linaro.org> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,NICE_REPLY_A,RDNS_NONE,SPF_HELO_NONE, T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2/24/22 07:31, Srinivas Kandagatla wrote: > Some of the Qualcomm SoundWire Controller instances like the ones that are > connected to RX path along with Headset connections support Waking up > Controller from Low power clock stop state using SoundWire In-band interrupt. > SoundWire Slave on the bus would intiate this by pulling the data line high, typo: initiate > during clock stop condition. while the clock is stopped. A peripheral cannot generate an interrupt after a successful completion of a write to the ClockStopNow bitfield.