Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
In-Reply-To: <20220223185606.3941-2-tdas@codeaurora.org>
References: <20220223185606.3941-1-tdas@codeaurora.org> <20220223185606.3941-2-tdas@codeaurora.org>
Subject: Re: [v2 2/2] clk: qcom: dispcc: Update the transition delay for MDSS GDSC
From:   Stephen Boyd <sboyd@kernel.org>
Cc:     Rajendra Nayak <rnayak@codeaurora.org>,
        linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org,
        linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org,
        Taniya Das <tdas@codeaurora.org>
To:     Michael Turquette <mturquette@baylibre.com>,
        Taniya Das <tdas@codeaurora.org>
Date:   Thu, 24 Feb 2022 16:21:35 -0800
User-Agent: alot/0.10
Message-Id: <20220225002136.C4277C340E9@smtp.kernel.org>
Precedence: bulk

Quoting Taniya Das (2022-02-23 10:56:06)
> On SC7180 we observe black screens because the gdsc is being
> enabled/disabled very rapidly and the GDSC FSM state does not work as
> expected. This is due to the fact that the GDSC reset value is being
> updated from SW.
>=20
> The recommended transition delay for mdss core gdsc updated for
> SC7180/SC7280/SM8250.
>=20
> Fixes: dd3d06622138 ("clk: qcom: Add display clock controller driver for =
SC7180")
> Fixes: 1a00c962f9cd ("clk: qcom: Add display clock controller driver for =
SC7280")
> Fixes: 80a18f4a8567 ("clk: qcom: Add display clock controller driver for =
SM8150 and SM8250")
> Signed-off-by: Taniya Das <tdas@codeaurora.org>
> ---

Applied to clk-fixes