Received: by 2002:a05:6a10:9afc:0:0:0:0 with SMTP id t28csp2407076pxm; Fri, 25 Feb 2022 01:05:15 -0800 (PST) X-Google-Smtp-Source: ABdhPJyF8iZ8Yc4cB4khUScu8iFkbyuvjDyYkJH2pAZbKTufCWnxxW4Vi8smO0lkIQlCiwZOCxKO X-Received: by 2002:a17:90a:5309:b0:1bc:18d1:a1ef with SMTP id x9-20020a17090a530900b001bc18d1a1efmr2258746pjh.146.1645779915084; Fri, 25 Feb 2022 01:05:15 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1645779915; cv=none; d=google.com; s=arc-20160816; b=N8ZsZq1N9DCz48URaSXfJBiNd2o3xKt4LtlrcipwmTLC6DNj6aSprgQ8lHEwRyaOUE 9DeL048sZoTcWbbvdU6xl8u1ROQ8ZOQz/bsfUpOVED+dCXNLPhp1EgeO9ad5Qd3jINmf 5K1oEaI5mKfBTGpCGkJxnV2aqf+xA0XQFDkxpsebUbAMsT12o9XrMldt46j5acuN3L/Q woMtk+hzxiWeoiJqD/TmLNQGcCuDvm29viwnvO5xb5PaG/rDh7NlOd8OHDdnN/nZ1e9p xG5mla8d+Iq5u/j8ZL7daNM9OObF7PEriVKHaR//ri4OzyBeSSr/ay6wlyX7rvqRuu4w z+Ig== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=69Gf58wBq8Dh5eVfCBlMrle4NsrKmADuIFSdP7YDRTM=; b=I2bMZkGbp0TifBOZxenKuglV2t+1jmVj/TbMkv8+lW7YN/MnT2rLmMeefwp0UqkjSg nOor9rPZs9hBTG9mKISDExYJ/zAO1xtVjMblH2jnyTFVMWEazHb6ZRX0v5KbWXyh3V2A /kma0tUaFbjOfK2CUqyxypiaWis1SVsrKn4aqh5uuWxF1HmcQ0WRcWp+frfGSaX2M2Ap aKVDYbHfZk6DzoN69vpGZdlc7+1fnkupwL5S9uCnmaQZXOsi+S41CgFCIwmGDAFbfdd6 +dUs7GAHArKo4wt4FOpzAzrjCAEAUzt0KQBGEj28Yo5eSkT7JYmYxBkpry7uTFacBPS8 E9sg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=HeUyM6GB; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id j27-20020a634a5b000000b0036318702d1bsi1352615pgl.335.2022.02.25.01.05.00; Fri, 25 Feb 2022 01:05:15 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=HeUyM6GB; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238102AbiBYH0H (ORCPT + 99 others); Fri, 25 Feb 2022 02:26:07 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38820 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234911AbiBYH0F (ORCPT ); Fri, 25 Feb 2022 02:26:05 -0500 Received: from mail-pg1-x52a.google.com (mail-pg1-x52a.google.com [IPv6:2607:f8b0:4864:20::52a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CD406227585 for ; Thu, 24 Feb 2022 23:25:33 -0800 (PST) Received: by mail-pg1-x52a.google.com with SMTP id t14so967208pgr.3 for ; Thu, 24 Feb 2022 23:25:33 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=69Gf58wBq8Dh5eVfCBlMrle4NsrKmADuIFSdP7YDRTM=; b=HeUyM6GBC3LnvDkWZI8Y9sGWlt+M3w0qOxargDS/ayD5Xl9zvIa0AYM5xt5cE8eZy9 xgwaMQ3IzfsIhBTk/vf3UQKYP8m7bQxJyJA8Lwu3swAH8uTx3LZwFIuh0CNRhN4dFhG1 hxGUaXWs0EwwflcOkQmPFL7R3gRT/ZEcc0Oed1YwrTDJtqpb5CVDQcjQiQlgea8Z5X1I 7ZIJULHxE78fNfBqi/vQL7h2BZ83lqj29QBwNJcy0gx/ztzI8I37beo4+qSbCJ49pCzJ dH/u+yqlhhDN02XIqm6ml6FG0NEmUP4Hxk+QeBxNxXmfnAuTFt9EWoq1Yzqt2qgfiSVg ytmQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=69Gf58wBq8Dh5eVfCBlMrle4NsrKmADuIFSdP7YDRTM=; b=EEM3SDtV5E41LolVOgAMeJ2pPpYAa8TjmLb011VMpueIoECqo62Z9zNDlYLKly2ciZ 8U5G5qgRftSQa5b9yXDwX6R4TAb8Qutv+Y8FUHhvSIMDMKD55nqA7QxCM5e46olAneXQ MderKG7zwrjrtfTnl2HqGfVzmQn4X+Y6Gp8kVFgg40p5eN9Mg8gdro7KmpJV395fRYOf lPdqmhnagc/Q2qnaXQBZiDCO/Yy9iGoY2BFpzioRY9mkDJCKh2poUW47Qxe3doX3Rrt5 ZVDpncwycAYyVSOV1e6ZplQR0Wd/1isVIbRgyE/XdhbjDrdyEBdSa4LmUlLgPKjgFGcz iuFg== X-Gm-Message-State: AOAM530S0rN4+pc4cwg4w4AccJLbmh2YwwSvW+n8oaOe+D21XM+eyFiY 2+tig8ZL1fs0qZGZ4vZnHgf/ X-Received: by 2002:a63:d443:0:b0:364:51b7:c398 with SMTP id i3-20020a63d443000000b0036451b7c398mr5155662pgj.511.1645773933286; Thu, 24 Feb 2022 23:25:33 -0800 (PST) Received: from thinkpad ([220.158.159.240]) by smtp.gmail.com with ESMTPSA id l13-20020a056a00140d00b004e13da93eaasm2065900pfu.62.2022.02.24.23.25.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 24 Feb 2022 23:25:32 -0800 (PST) Date: Fri, 25 Feb 2022 12:55:27 +0530 From: Manivannan Sadhasivam To: Rohit Agarwal Cc: bjorn.andersson@linaro.org, agross@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v4 1/5] dt-bindings: clock: Add A7 PLL binding for SDX65 Message-ID: <20220225072527.GA274289@thinkpad> References: <1645505785-2271-1-git-send-email-quic_rohiagar@quicinc.com> <1645505785-2271-2-git-send-email-quic_rohiagar@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1645505785-2271-2-git-send-email-quic_rohiagar@quicinc.com> X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Feb 22, 2022 at 10:26:21AM +0530, Rohit Agarwal wrote: > Add information for Cortex A7 PLL clock in Qualcomm > platform SDX65. > > Signed-off-by: Rohit Agarwal Reviewed-by: Manivannan Sadhasivam Thanks, Mani > --- > Documentation/devicetree/bindings/clock/qcom,a7pll.yaml | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/Documentation/devicetree/bindings/clock/qcom,a7pll.yaml b/Documentation/devicetree/bindings/clock/qcom,a7pll.yaml > index 8666e99..0e96f69 100644 > --- a/Documentation/devicetree/bindings/clock/qcom,a7pll.yaml > +++ b/Documentation/devicetree/bindings/clock/qcom,a7pll.yaml > @@ -10,7 +10,7 @@ maintainers: > - Manivannan Sadhasivam > > description: > - The A7 PLL on the Qualcomm platforms like SDX55 is used to provide high > + The A7 PLL on the Qualcomm platforms like SDX55, SDX65 is used to provide high > frequency clock to the CPU. > > properties: > -- > 2.7.4 >