Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Bharat Kumar Gogada <bharatku@xilinx.com>
To:     Bharat Kumar Gogada <bharatku@xilinx.com>,
        "linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
CC:     "lorenzo.pieralisi@arm.com" <lorenzo.pieralisi@arm.com>,
        "bhelgaas@google.com" <bhelgaas@google.com>,
        Michal Simek <michals@xilinx.com>
Subject: RE: [PATCH v2 0/2] Add support for Xilinx Versal CPM5 Root Port
Thread-Topic: [PATCH v2 0/2] Add support for Xilinx Versal CPM5 Root Port
Thread-Index: AQHYImoE3pb2GFdwQUWqg4KWDgZ5cKyr7YRA
Date:   Wed, 2 Mar 2022 09:37:56 +0000
Message-ID: <BY5PR02MB69477EE1159C7C1DB1155FE1A5039@BY5PR02MB6947.namprd02.prod.outlook.com>
References: <20220215124606.28627-1-bharat.kumar.gogada@xilinx.com>
In-Reply-To: <20220215124606.28627-1-bharat.kumar.gogada@xilinx.com>
Accept-Language: en-US
Content-Language: en-US
x-ms-exchange-antispam-messagedata-chunkcount: 1
x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?35AqI//17xogsrMNFw9e7+oT2Dm/1BXYt0IVaQPKz8NFGfnawni4L9m8ijA5?=
 =?us-ascii?Q?EG3GJCf3R1Hftv63fCL7SYX4v5Qe/J3VToAqY48D8Z0HI2qS6wqRuGYPBSDV?=
 =?us-ascii?Q?reQJDhLgwCLUwYlafsPNwbpdk8xvcflVrVV+LPfGAKLVKwvp5w08gRUYi4/q?=
 =?us-ascii?Q?RSb93k8jqDKB21i7b1Ypl0Zqf92HLJIIULV9bOyOuo0fWOUJjEe2U/P+1+uk?=
 =?us-ascii?Q?IUz3VkHvgxIPNOCY31vfpSm4fPmIHpQOy2BuLtDufSb2sKHK1sRuUvjiHvDr?=
 =?us-ascii?Q?M38FucRv2tMjZO64iXov1bF8SeFll2ZCGA3xeKLn6c6nT3NSWiw2gQYBuW8y?=
 =?us-ascii?Q?G3gRPQsVTDDIuWGJmvtvqvgCJ65Z5w5vSQM6bUxjrcledyTaXfioDjoE1EsD?=
 =?us-ascii?Q?l17kfrHZKbn5mrvBTYcJJ1TyOZNt88am7EY5EiSOoJrL7qWZKpKs25SwhCsX?=
 =?us-ascii?Q?U240IL1rI/f1XRNMrD4AkzaVMZQfGNV/bOLU/gpxvzcTG4MKWcwNJB2EfBd0?=
 =?us-ascii?Q?ui9aRBjR85sG6mkS9ybzbh8s1NeuMudEFjjtA7teKYOL+mdY1yX+SnS6e4kL?=
 =?us-ascii?Q?TOA5C4PcGPAPcjBnd1HPdTeG6AeesQF0lwvL10bVnEXnmS0Ax/mKojPBDZb2?=
 =?us-ascii?Q?to6dj+otgaCmJ7m0rMy0VYFHPABGTzGio85nx7fZqB0ANOiYaj+c3guZNKON?=
 =?us-ascii?Q?DGBFzUddRyrcaUQm+TVowAzXD8okNYV+8hARBrxbYNMQ9DqT6HyX90tfxqwS?=
 =?us-ascii?Q?7ZJIusc8zmJe4AlSaXfe7q7YX0V5m2kd+dYVLBrxKzQCxrII2I8J+BC1OU/Q?=
 =?us-ascii?Q?xP9wBjN6TswDFiaXMMeRRcueIeLdSISEU6LnpcHHGEfdl3lSj2AM0LxniWow?=
 =?us-ascii?Q?esJuqfHK14Hqgvy2Q6w3i7XAY8b+99RrRnGaZq6ZCT/lK1iqzYDhCgqtVsuh?=
 =?us-ascii?Q?4Glb09H5SiaZdIokkXPjhJodES8bkZe+Sac6sNTrq61IdaZK8YLQ8HfBXJDN?=
 =?us-ascii?Q?MWFahLTPav4mgqsWVCpj0j2PNUqpGy+q6mqVnOkOGEIRK9fdvvuPaXzCMX1N?=
 =?us-ascii?Q?QPFWKHBTECZGwtqAp/Aq07YC4woczjeYwcTJ2pqq4/o8o28C2WppfJx1hkez?=
 =?us-ascii?Q?7nKP7052ezG99+xMlUKigSCj2n7VikSAg6dfPyJx9zslEZ7c+bCV/TlwZfI9?=
 =?us-ascii?Q?+S4BgmfWu/jUtaNo5ryaxE8zvHM0JBwqgSRRVhtjl6j6Lro8kanztHE65jEl?=
 =?us-ascii?Q?F3WzQXEZkooEtSsc9HeqRALE4XIyW7aTlA4zpRHeeTmSdHCXGeLbYiyQIKcb?=
 =?us-ascii?Q?Zb4xJrxBM1mi5L8LB0KMJE6y7easEfziFODx1ETTWWy89/6wUL9LO5IDcBxf?=
 =?us-ascii?Q?cgf6MSulSJYltM6qyHyrex0M3T3jmX6bkrtYVCRSoxt1gH1UhRLT64LbpXmJ?=
 =?us-ascii?Q?tBwk+i2C4XYWp952b87FpX/XFf/JzKhNhAnKwMD0GCCi2ZTAdkKFrKBFpuum?=
 =?us-ascii?Q?EZUvSIz4teFcroCmfqQ39Ho4W44sd6TaWzENQAVeZ4Yt68tXaM9zpP0wmtu+?=
 =?us-ascii?Q?RuqkOkbCpL9t9xNyPjXRA/UczN4Q+Wulx0LaiAB2GQzBpRv9pwPKHgZiL+6X?=
 =?us-ascii?Q?oGF6RxXOp7sdgzsW4XMNV/Y=3D?=
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-OriginatorOrg: xilinx.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: BY5PR02MB6947.namprd02.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: f1135edf-a89d-4aff-4c4b-08d9fc30550d
X-MS-Exchange-CrossTenant-originalarrivaltime: 02 Mar 2022 09:37:56.4106
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 657af505-d5df-48d0-8300-c31994686c5c
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: CdDQRoNGzG9MnBCAumN3OdJopiNeVapXDrkvVPpTiirIevYMUza3l+MIU+LAVGUxPNGGdW9zOlD9gEebIn75BA==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY4PR02MB3190
X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS,
        T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Ping

> -----Original Message-----
> From: Bharat Kumar Gogada <bharat.kumar.gogada@xilinx.com>
> Sent: Tuesday, February 15, 2022 6:16 PM
> To: linux-pci@vger.kernel.org; linux-kernel@vger.kernel.org
> Cc: lorenzo.pieralisi@arm.com; bhelgaas@google.com; Michal Simek
> <michals@xilinx.com>; Bharat Kumar Gogada <bharatku@xilinx.com>
> Subject: [PATCH v2 0/2] Add support for Xilinx Versal CPM5 Root Port
>=20
> Xilinx Versal Premium series has CPM5 block which supports Root Port
> functioning at Gen5 speed.
>=20
> Xilinx Versal CPM5 has few changes with existing CPM block.
> - CPM5 has dedicated register space for control and status registers.
> - CPM5 legacy interrupt handling needs additonal register bit
>   to enable and handle legacy interrupts.
>=20
> Changes in v2:
> - changed commit message.
>=20
> Bharat Kumar Gogada (2):
>   dt-bindings: PCI: xilinx-cpm: Add Versal CPM5 Root Port
>   PCI: xilinx-cpm: Add support for Versal CPM5 Root Port
>=20
>  .../bindings/pci/xilinx-versal-cpm.yaml       | 47 ++++++++++++++++---
>  drivers/pci/controller/pcie-xilinx-cpm.c      | 33 ++++++++++++-
>  2 files changed, 72 insertions(+), 8 deletions(-)
>=20
> --
> 2.17.1